| 数据搜索系统,热门电子元器件搜索 |
|
EM6812F2TP24B 数据表(PDF) 51 Page - EM Microelectronic - MARIN SA |
|
|
|||||||||||||||||||||||||||||
EM6812F2TP24B 数据表(HTML) 51 Page - EM Microelectronic - MARIN SA |
|
51 / 81 page ![]() R EM6812 Copyright © 2005, EM Microelectronic-Marin SA 51 www.emmicroelectronic.com 13 Timers 13.1 Basic features: The EM6812 contains 4 identical, individual configurable 8-bit timers. They may be used standalone or chained together as 2 x 16-bit timers. Possible configurations are • 4 x 8-bit: Timer1, Timer2, Timer3, Timer4 • 2 x 8-bit, 1 x 16-bit Timer1, Timer2, Timer34 Timer12, Timer3, Timer4 • 2 x 16-bit Timer12, Timer34 Each timer can work with input signals from port A (clock start, stop, input capture), output PWM or frequency signals on port B, and generating interrupt signals on ‘zero’ or 'compare' match conditions. Each timer has its own configuration bits and setup registers. • Input clock source (external inputs and prescaler clock frequencies), select 1 out of 8. • Start condition (software write or external condition); select 1 out of 8. • Auto-Reload or Zero-Stop mode. • Pulse Width Modulation (PWM) and Frequency generation. • Interrupts source (compare or zero). • Timer value read on the fly. When chained together as a 16bit Timer34, the Timer4 will take over the full configuration of the Timer3. Same thing applies for Timer12. The basic timer function is counting from the start value down to hex 00, then an interrupt is generated and the timer stops. With the autorelod bit set, the timer reloads the start value after reaching zero and so runs in an endless loop until stopped. At every zero detect an interrupt signal is generated. With PWM bit set, a pulse width modulated signal can be output directly and inverted on port B. Pulse width and period depend on the timer compare and timer load value. Either the compare condition or zero condition can create an interrupt. Frequency generation is done in PWM mode by selecting the desired signal period (load value) and putting the compare value on half the period. Figure 27. Timer architecture 8 8/16 bit timer status Timer load value PWM Comparator IRQ_Comp IRQ_Zero PWM Freq generation Ext._start Ext._clk CPU_Start int._clk Auto Reload Start/stop Timer compare value IRQ Timer Enable Enable PWM 1 0 Timer configuration Clock source Start source PWM generation Interrupt source |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |