数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

EM6812F2TP24B 数据表(PDF) 15 Page - EM Microelectronic - MARIN SA

部件名 EM6812F2TP24B
功能描述  Ultra Low Power 8-bit FLASH Microcontroller
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  EMMICRO [EM Microelectronic - MARIN SA]
网页  http://www.emmicroelectronic.com
标志 EMMICRO - EM Microelectronic - MARIN SA

EM6812F2TP24B 数据表(HTML) 15 Page - EM Microelectronic - MARIN SA

Back Button EM6812F2TP24B Datasheet HTML 11Page - EM Microelectronic - MARIN SA EM6812F2TP24B Datasheet HTML 12Page - EM Microelectronic - MARIN SA EM6812F2TP24B Datasheet HTML 13Page - EM Microelectronic - MARIN SA EM6812F2TP24B Datasheet HTML 14Page - EM Microelectronic - MARIN SA EM6812F2TP24B Datasheet HTML 15Page - EM Microelectronic - MARIN SA EM6812F2TP24B Datasheet HTML 16Page - EM Microelectronic - MARIN SA EM6812F2TP24B Datasheet HTML 17Page - EM Microelectronic - MARIN SA EM6812F2TP24B Datasheet HTML 18Page - EM Microelectronic - MARIN SA EM6812F2TP24B Datasheet HTML 19Page - EM Microelectronic - MARIN SA Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 81 page
background image
R
EM6812
Copyright
© 2005, EM Microelectronic-Marin SA
15
www.emmicroelectronic.com
5.3.4
Conflict handling
The external device always has the priority against the CPU read or write operations. 2 interrupts are used to flag the
occurrence of possible conflicts. Conflicts may only occur by simultaneous access to the same memory location by the
external device and the CPU.
Table 11. DPR interrupt flags for conflict handling
CPU
operation
External
operation
Conflict description,
Interrupt signification
IrqDR[1]
IrqDR[0]
Read
Write
External write during CPU
read.
The data read by the CPU may be
corrupted
0
1
Write
Read
External read during CPU
write
The CPU write operation may
have failed
1
0
Write
Write
Concurrent writes
The CPU write may have failed.
1
1
Table 12. DPR interrupt mapping
Interrupt source
Priority
Interrupt controller connection
IrqDR[1:0]
2
Int2[7:6]
5.3.5
Register overview
Table 13. DPR registers
RegCfgPB
0x32
Bit
Name
Res
Reset by
R/W
Description
7
EnDualRAM
0
ResSys
R/W
Enable the Dual Port RAM
6
EnSPI
0
ResSys
R/W
Enable the Serial Interface function
5
EnSig1
0
ResSys
R/W
Connecting the internal Signal1 on PB[0]
4
EnSig2
0
ResSys
R/W
Connecting the internal Signal2 on PB[1]
3
EnSig3
0
ResSys
R/W
Connecting the internal Signal3 on PB[2]
2
EnSig4
0
ResSys
R/W
Connecting the internal Signal4 on PB[3]
1
-
--
--
R
Reads ‘0’
0
-
--
--
R
Reads ‘0’
RegDPRAM0
0x0C
Bit
Name
Res
Reset by
R/W
Description
7-0
DPR0[7:0]
00
POR
R/W
Dual port RAM location 0
RegDPRAM1
0x0D
Bit
Name
Res
Reset by
R/W
Description
7-0
DPR1[7:0]
00
POR
R/W
Dual port RAM location 1
RegDPRAM2
0x0E
Bit
Name
Res
Reset by
R/W
Description
7-0
DPR2[7:0]
00
POR
R/W
Dual port RAM location 2
RegDPRAM3
0x0F
Bit
Name
Res
Reset by
R/W
Description
7-0
DPR3[7:0]
00
POR
R/W
Dual port RAM location 3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com