EM6812F2TP24B datasheet(59/81 Pages) EMMICRO

59 / 81 page

EM6812

www.emmicroelectronic.com

13.2.8 Interrupts

Each timer has 2 selectable interrupt sources:

•

IrqTimer1 (zero detect or compare match)

•

IrqTimer2 (zero detect or compare match)

•

IrqTimer3 (zero detect or compare match)

•

IrqTimer4 (zero detect or compare match)

Table 50. Timer interrupts selection

EnPWM

TimEq

Interrupt

Irq timer on ‘Zero detect’

No timer Irq generated

Irq timer on ‘Zero detect’

Irq timer on ‘Compare match’

All these interrupt are in priority level 2 mapped in register RegInt20[3:0]. The source is individually selectable and each

interrupt may be masked in register RegMsk20[3:0]. The TimEq selection is only valid when the corresponding EnPWMX

bit is set.

In PWM mode the interruption can be generated when the timer reaches the value 0 or when it reaches the comparison

value with TimEqX in RegTimXCfg. If needing both interrupts, the user may change the IRQ source after each event.

Another solution consists of routing a PWM from port B output onto a port A input and configure this input as IRQ input

(slave timer interrupt).

If configured as 16-bit timer, only the master timer (1 or 3) will generate interrupts.

Figure 36. Interrupts generation in PWM mode.

Table 51. Timer interrupts mapping

Interrupt source

Priority

IntCtrl connection

IrqTimer1

Int2[0]

IrqTimer2

Int2[1]

IrqTimer3

Int2[2]

IrqTimer4

Int2[3]

ClkIn

SwStart

TimXLoad

TimXComp

PWM

TimXStatus

TimEq

IrqTim

EM6812F2TP24B 数据表(PDF) 59 Page - EM Microelectronic - MARIN SA

EM6812F2TP24B 数据表(HTML) 59 Page - EM Microelectronic - MARIN SA

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

数据表下载