数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

EM6812F2TP24B 数据表(PDF) 28 Page - EM Microelectronic - MARIN SA

部件名 EM6812F2TP24B
功能描述  Ultra Low Power 8-bit FLASH Microcontroller
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  EMMICRO [EM Microelectronic - MARIN SA]
网页  http://www.emmicroelectronic.com
标志 EMMICRO - EM Microelectronic - MARIN SA

EM6812F2TP24B 数据表(HTML) 28 Page - EM Microelectronic - MARIN SA

Back Button EM6812F2TP24B Datasheet HTML 24Page - EM Microelectronic - MARIN SA EM6812F2TP24B Datasheet HTML 25Page - EM Microelectronic - MARIN SA EM6812F2TP24B Datasheet HTML 26Page - EM Microelectronic - MARIN SA EM6812F2TP24B Datasheet HTML 27Page - EM Microelectronic - MARIN SA EM6812F2TP24B Datasheet HTML 28Page - EM Microelectronic - MARIN SA EM6812F2TP24B Datasheet HTML 29Page - EM Microelectronic - MARIN SA EM6812F2TP24B Datasheet HTML 30Page - EM Microelectronic - MARIN SA EM6812F2TP24B Datasheet HTML 31Page - EM Microelectronic - MARIN SA EM6812F2TP24B Datasheet HTML 32Page - EM Microelectronic - MARIN SA Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 81 page
background image
R
EM6812
Copyright
© 2005, EM Microelectronic-Marin SA
28
www.emmicroelectronic.com
8.5
CPU clock selection
The CPU can run on the high frequency F2 or low frequency F1 clock domain. CPU clock selection and peripheral clock
selection are independent. If the Xtal cold-start is not finished and the LF external clock is not selected, the CPU cannot
switch on the LF clock domain, and it continuous to run on the HF clock domain until the end of the cold-start time. The bit
Sel32k
in RegSys2 controls the CPU clock selection:
Sel32k
= ‘0’. The CPU runs on HF clock domain.
Sel32k
= ‘1’. The CPU runs on LF clock domain. In this case one of the prescalers must also run with the LF clock
(either Pr1CkSel=’000’ or Pr2CkSel=’0’)
Internal or external clock sources may be chosen within both the high and low frequency clock domains. The clock
switching is based on the scheme as shown in Figure 17. Synchronous Clock switching.
8.6
Peripheral clocks generation
There are two prescalers dedicated for the peripheral clocks and the input clock can be either issued from the high or low
frequency domain. Their default setup is:
Prescaler2: 10-stages of RC clock division; pre-division by 8 results in a typ 62.5kHz prescaler input clock.
Prescaler1: 15-stage divider, ‘auto selected’ close to 32kHz input clock coming from prescaler2.
Each prescalers 8 most significant bit can be read and reset.
Figure 18. Prescaler clock selection architecture
Prescaler 1 (15 stage divider)
CkPeri_High_Freq
Pr2Ck[9:0]
Pr1Ck[15:0]
Prescaler 2 (10 stage divider)
0
1
CkPeri_Low_Freq
PrCk2[9:3]
7
10
15
RcDiv[2:0]
Pr2CkSel
Pr1CkSel[2:0]
3
8
8
DataBus
Pr1CkSource
Pr2CkSource
Clock
Selector
AutoSel
FreqRange
Int0[3:1]
(128Hz, 32Hz, 1Hz)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com