| 数据搜索系统,热门电子元器件搜索 |
|
ZUSBOPTSC01ZAC 数据表(PDF) 43 Page - Zilog, Inc. |
|
|
|||||||||||||||||||||||||||||
ZUSBOPTSC01ZAC 数据表(HTML) 43 Page - Zilog, Inc. |
|
43 / 402 page ![]() PS024604-1005 P R E L I M I N A R Y Z8FMC16100 Series Flash MCU Product Specification 21 FC3 Interrupt Request 1 Register IRQ1 00 57 FC4 IRQ1 Enable High Bit Register (IRQ1ENH) IRQ1ENH 00 60 FC5 IRQ1 Enable Low Bit Register (IRQ1ENL) IRQ1ENL 00 60 FC9–FCE Reserved — XX FCF Interrupt Control Register IRQCTL 00 61 GPIO Port A FD0 Port A Address PAADDR 00 40 FD1 Port A Control PACTL 00 41 FD2 Port A Input Data PAIN XX 48 FD3 Port A Output Data PAOUT 00 49 GPIO Port B FD4 Port B Address PBADDR 00 40 FD5 Port B Control PBCTL 00 41 FD6 Port B Input Data PBIN XX 48 FD7 Port B Output Data PBOUT 00 49 GPIO Port C FD8 Port C Address PCADDR 00 40 FD9 Port C Control PCCTL 00 41 FDA Port C Input Data PCIN XX 48 FDB Port C Output Data PCOUT 00 49 Reset and Watch-Dog Timer (WDT) FF0 Reset Status and Control Register RSTSTAT see Table 10 29 FF1 Reserved — XX FF2 Watch-Dog Timer Reload High Byte Register (WDTH) WDTH 04 66 FF3 Watch-Dog Timer Reload Low Byte Register (WDTL) WDTL 00 66 FF4–FF5 Reserved — XX Table 5. Register File Address Map (Continued) Address (Hex) Register Description Mnemonic Reset (Hex) Page # Note: XX = undefined. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |