数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ZUSBOPTSC01ZAC 数据表(PDF) 61 Page - Zilog, Inc.

部件名 ZUSBOPTSC01ZAC
功能描述  Z8 Encore-R Motor Control Flash MCUs
PDF  402 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ZILOG [Zilog, Inc.]
网页  http://www.zilog.com
标志 ZILOG - Zilog, Inc.

ZUSBOPTSC01ZAC 数据表(HTML) 61 Page - Zilog, Inc.

Back Button ZUSBOPTSC01ZAC Datasheet HTML 57Page - Zilog, Inc. ZUSBOPTSC01ZAC Datasheet HTML 58Page - Zilog, Inc. ZUSBOPTSC01ZAC Datasheet HTML 59Page - Zilog, Inc. ZUSBOPTSC01ZAC Datasheet HTML 60Page - Zilog, Inc. ZUSBOPTSC01ZAC Datasheet HTML 61Page - Zilog, Inc. ZUSBOPTSC01ZAC Datasheet HTML 62Page - Zilog, Inc. ZUSBOPTSC01ZAC Datasheet HTML 63Page - Zilog, Inc. ZUSBOPTSC01ZAC Datasheet HTML 64Page - Zilog, Inc. ZUSBOPTSC01ZAC Datasheet HTML 65Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 61 / 402 page
background image
PS024604-1005
P R E L I M I N A R Y
GPIO Interrupts
Z8FMC16100 Series Flash MCU
Product Specification
39
GPIO Interrupts
Many of the GPIO port pins can be used as interrupt sources. The Port A[7:0] pins can be
configured to generate an interrupt request on either the rising edge or falling edge of the
pin input signal. The Port B[3:0] pins can be configured to generate an interrupt request on
both the rising and falling edges of the pin input signal. For Port A, the GPIO interrupt
edge selection is controlled by the Interrupt Edge Select subregister. Enabling and dis-
abling of the Port Interrupts is handled in the Interrupt Controller. Port B[3:0], with dual
edge interrupt capability, is selected by AF1, AF0. Refer to the Interrupt Controller chap-
ter on page 51 for more information.
GPIO Control Register Definitions
Four registers for each Port provide access to GPIO control, input data, and output data.
Table 14 lists these Port registers. Use the Port A–C Address and Control registers
together to provide access to subregisters for Port configuration and control.
Port B
PB2
PB2
00
GPIO/Timer 0 input 2.
PB2INT
01
GPIO/Timer 0 input 2—edge interrupt enabled.
ANA2
10
ADC analog input 2.
T0IN2
11
Timer 0 input 2; dedicated input.
PB1
PB1
00
GPIO/Timer 0 input 1.
PB1INT
01
GPIO/Timer 0 input 1—edge interrupt enabled.
ANA1
10
ADC analog input 1.
11
Reserved; do not use.
PB0
PB0
00
GPIO/Timer 0 input 0.
PB0INT
01
GPIO/Timer 0 input 0—edge interrupt enabled.
ANA0
10
ADC analog input 0.
11
Reserved; do not use.
Port C
PC0
PC0
00
GPIO.
01
Reserved; do not use.
T0OUT
10
Timer 0 output.
11
Reserved; do not use.
Table 13. Port Alternate Function Mapping (Continued)
Port
Pin
Mnemonic
AF0
AF1 Alternate Function Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com