数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

EDBA164B4PR-1DITF-R 数据表(PDF) 43 Page - Micron Technology

部件名 EDBA164B4PR-1DITF-R
功能描述  216-Ball and 220-Ball, Dual-Channel LPDDR2 SDRAM Features
PDF  152 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICRON [Micron Technology]
网页  http://www.micron.com
标志 MICRON - Micron Technology

EDBA164B4PR-1DITF-R 数据表(HTML) 43 Page - Micron Technology

Back Button EDBA164B4PR-1DITF-R Datasheet HTML 39Page - Micron Technology EDBA164B4PR-1DITF-R Datasheet HTML 40Page - Micron Technology EDBA164B4PR-1DITF-R Datasheet HTML 41Page - Micron Technology EDBA164B4PR-1DITF-R Datasheet HTML 42Page - Micron Technology EDBA164B4PR-1DITF-R Datasheet HTML 43Page - Micron Technology EDBA164B4PR-1DITF-R Datasheet HTML 44Page - Micron Technology EDBA164B4PR-1DITF-R Datasheet HTML 45Page - Micron Technology EDBA164B4PR-1DITF-R Datasheet HTML 46Page - Micron Technology EDBA164B4PR-1DITF-R Datasheet HTML 47Page - Micron Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 152 page
background image
Figure 13: Command and Input Setup and Hold
Command
NOP
Command
T0
T1
T2
T3
CK_c
CK_t
CS_n
CA
rise
CA[9:0]
CMD
Don’t Care
Transitioning data
CA
fall
CA
rise
CA
fall
CA
rise
CA
fall
CA
rise
CA
fall
NOP
tIS tIH
tIS tIH
tIS tIH
tIS tIH
V
IL(AC)
V
IH(DC)
V
IH(AC)
V
IL(DC)
Note:
1. Setup and hold conditions also apply to the CKE pin. For timing diagrams related to the
CKE pin, see the Power-Down section.
Figure 14: CKE Input Setup and Hold
T0
T1
Tx
Tx + 1
CK_c
CK_t
CKE
HIGH or LOW, but defined
tIHCKE
tISCKE
tIHCKE
tISCKE
V
IHCKE
V
IHCKE
V
ILCKE
V
ILCKE
Notes:
1. After CKE is registered LOW, the CKE signal level is maintained below VILCKE for tCKE
specification (LOW pulse width).
2. After CKE is registered HIGH, the CKE signal level is maintained below VIHCKE for tCKE
specification (HIGH pulse width).
ACTIVATE Command
The ACTIVATE command is issued by holding CS_n LOW, CA0 LOW, and CA1 HIGH at
the rising edge of the clock. The bank addresses BA[2:0] are used to select the desired
bank. Row addresses are used to determine which row to activate in the selected bank.
The ACTIVATE command must be applied before any READ or WRITE operation can be
executed. The device can accept a READ or WRITE command at tRCD after the ACTI-
VATE command is issued. After a bank has been activated, it must be precharged before
another ACTIVATE command can be applied to the same bank. The bank active and
precharge times are defined as tRAS and tRP, respectively. The minimum time interval
between successive ACTIVATE commands to the same bank is determined by the RAS
216-Ball and 220-Ball, Dual-Channel LPDDR2 SDRAM
ACTIVATE Command
09005aef85eb530a
216b_220b_2ch_2e0e_embedded_lpddr2.pdf – Rev. F 08 /16 EN
43
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2014 Micron Technology, Inc. All rights reserved.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com