EDBA164B4PR-1DITF-R datasheet(76/152 Pages) MICRON

76 / 152 page

MODE REGISTER READ

The MODE REGISTER READ (MRR) command is used to read configuration and status

data from SDRAM mode registers. The MRR command is initiated with CS_n LOW, CA0

LOW, CA1 LOW, CA2 LOW, and CA3 HIGH at the rising edge of the clock. The mode reg-

ister is selected by CA1f–CA0f and CA9r–CA4r. The mode register contents are available

on the first data beat of DQ[7:0] after RL × tCK + tDQSCK + tDQSQ and following the ris-

ing edge of the clock where MRR is issued. Subsequent data beats contain valid but un-

defined content, except in the case of the DQ calibration function, where subsequent

data beats contain valid content as described in the Data Calibration Pattern Descrip-

tion table. All DQS_t,DQS_c are toggled for the duration of the mode register READ

burst.

The MRR command has a burst length of four. MRR operation (consisting of the MRR

command and the corresponding data traffic) must not be interrupted. The MRR com-

mand period (tMRR) is two clock cycles. The MRR command issued to reserved and

write-only registers should returns valid but undefined content on all data beats, and

DQS_t, DQS_c should be toggled.

Figure 49: MRR Timing – RL = 3, tMRR = 2

MRR1

NOP2

CK_c

CK_t

CA[9:0]

CMD

DQS_c

DQS_t

DQ[7:0]3

RL = 3

MRR1

Valid

tMRR = 2

DQ[MAX:8]

OUT B

OUT A

Transitioning data

Undefined

Notes:

1. MRRs to DQ calibration registers MR32 and MR40 are described in the Data Calibration

Pattern Description table.

2. Only the NOP command is supported during tMRR.

3. Mode register data is valid only on DQ[7:0] on the first beat. Subsequent beats contain

valid but undefined data. DQ[MAX:8] contain valid but undefined data for the duration

of the MRR burst.

4. Minimum MRR to write latency is RL + RU(tDQSCKmax/tCK) + 4/2 + 1 - WL clock cycles.

5. Minimum MRR to MRW latency is RL + RU(tDQSCKmax/tCK) + 4/2 + 1 clock cycles.

READ bursts and WRITE bursts cannot be truncated by MRR. Following a READ com-

mand, the MRR command must not be issued before BL/2 clock cycles have completed.

216-Ball and 220-Ball, Dual-Channel LPDDR2 SDRAM

MODE REGISTER READ

09005aef85eb530a

216b_220b_2ch_2e0e_embedded_lpddr2.pdf – Rev. F 08 /16 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

EDBA164B4PR-1DITF-R 数据表(PDF) 76 Page - Micron Technology

EDBA164B4PR-1DITF-R 数据表(HTML) 76 Page - Micron Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载