数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

EDBA164B4PR-1DITF-R 数据表(PDF) 92 Page - Micron Technology

部件名 EDBA164B4PR-1DITF-R
功能描述  216-Ball and 220-Ball, Dual-Channel LPDDR2 SDRAM Features
PDF  152 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICRON [Micron Technology]
网页  http://www.micron.com
标志 MICRON - Micron Technology

EDBA164B4PR-1DITF-R 数据表(HTML) 92 Page - Micron Technology

Back Button EDBA164B4PR-1DITF-R Datasheet HTML 88Page - Micron Technology EDBA164B4PR-1DITF-R Datasheet HTML 89Page - Micron Technology EDBA164B4PR-1DITF-R Datasheet HTML 90Page - Micron Technology EDBA164B4PR-1DITF-R Datasheet HTML 91Page - Micron Technology EDBA164B4PR-1DITF-R Datasheet HTML 92Page - Micron Technology EDBA164B4PR-1DITF-R Datasheet HTML 93Page - Micron Technology EDBA164B4PR-1DITF-R Datasheet HTML 94Page - Micron Technology EDBA164B4PR-1DITF-R Datasheet HTML 95Page - Micron Technology EDBA164B4PR-1DITF-R Datasheet HTML 96Page - Micron Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 92 / 152 page
background image
Figure 66: MRR Command to Power-Down Entry
CK_c
CKE1
T0
T1
T2
Tx
Tx + 1
Tx + 2
Tx + 3
Tx + 4
Tx + 5
Tx + 6
Tx + 7
Tx + 8
Tx + 9
CMD
DQ
DQS_c
MRR
D
OUT DOUT DOUT DOUT
RL
tISCKE
CK_t
DQS_t
Note:
1. CKE can be registered LOW at (RL + RU(tDQSCK/tCK)+ BL/2 + 1) clock cycles after the
clock on which the MRR command is registered.
Figure 67: MRW Command to Power-Down Entry
CK_c
CKE1
CMD
tMRW
MRW
tISCKE
T0
T1
T2
T3
T4
T5
T6
T7
T8
T9
T10
T11
CK_t
Note:
1. CKE can be registered LOW tMRW after the clock on which the MRW command is regis-
tered.
Deep Power-Down
Deep power-down (DPD) is entered when CKE is registered LOW with CS_n LOW, CA0
HIGH, CA1 HIGH, and CA2 LOW at the rising edge of the clock. The NOP command
must be driven in the clock cycle following power-down entry. CKE must not go LOW
while MRR or MRW operations are in progress. CKE can go LOW while other operations
such as ACTIVATE, auto precharge, PRECHARGE, or REFRESH are in progress; however,
deep power-down IDD specifications will not be applied until those operations com-
plete. The contents of the array will be lost upon entering DPD mode.
In DPD mode, all input buffers except CKE, all output buffers, and the power supply to
internal circuitry are disabled within the device. VREFDQ can be at any level between 0
and VDDQ, and VREFCA can be at any level between 0 and VDD2 during DPD. All power
supplies (including VREF) must be within the specified limits prior to exiting DPD (see
AC and DC Operating Conditions).
216-Ball and 220-Ball, Dual-Channel LPDDR2 SDRAM
Deep Power-Down
09005aef85eb530a
216b_220b_2ch_2e0e_embedded_lpddr2.pdf – Rev. F 08 /16 EN
92
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2014 Micron Technology, Inc. All rights reserved.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com