数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

IP101G-DS-R01 数据表(PDF) 16 Page - List of Unclassifed Manufacturers

部件名 IP101G-DS-R01
功能描述  Single Port 10/100 MII/RMII/TP/Fiber Fast Ethernet Transceiver
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC [List of Unclassifed Manufacturers]
网页  
标志 ETC - List of Unclassifed Manufacturers

IP101G-DS-R01 数据表(HTML) 16 Page - List of Unclassifed Manufacturers

Back Button IP101G-DS-R01 Datasheet HTML 12Page - List of Unclassifed Manufacturers IP101G-DS-R01 Datasheet HTML 13Page - List of Unclassifed Manufacturers IP101G-DS-R01 Datasheet HTML 14Page - List of Unclassifed Manufacturers IP101G-DS-R01 Datasheet HTML 15Page - List of Unclassifed Manufacturers IP101G-DS-R01 Datasheet HTML 16Page - List of Unclassifed Manufacturers IP101G-DS-R01 Datasheet HTML 17Page - List of Unclassifed Manufacturers IP101G-DS-R01 Datasheet HTML 18Page - List of Unclassifed Manufacturers IP101G-DS-R01 Datasheet HTML 19Page - List of Unclassifed Manufacturers IP101G-DS-R01 Datasheet HTML 20Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 65 page
background image
IP101G
Data Sheet
16/65
January 14, 2014
Copyright © 2011, IC Plus Corp.
IP101G-DS-R01
3.2 IP101GR/GRI pin description
IP101GR/GRI
Pin no.
Label
Type
Reset
State
Description
Serial Management Interface Pins
22
MDC
I
Hi-Z Management Data Interface Clock: This pin provides a
clock reference to MDIO. The clock period can be to
300ns.
23
MDIO
I/O
(PU)
I
(PU)
Management
Data
interface
Input/Output:
The
function of this pin is to transfer management information
between PHY and MAC.
MII/RMII Pins
5
TXEN
I
(PD)
I
(PD)
Transmit Enable or Signal Detect.
1
TXER/FXSD
I
(PD)
I
(PD)
Transmit Error or FXSD:
This is a dual-function pin which is determined by the
media type selection. If RXDV/CRS_DV/FX_HEN is
latched as “0 (default)” upon reset, the TP interface is
selected and its function as TXER. If the fiber interface is
selected, this pin’s function as FXSD.
FXSD:
0: Fiber link down; 1: Fiber link up
Transmit Enable:
TXEN
TXER
Description
1
1
Transmission error
propagation.
0
1
Combine TXD[3:0] that equal
to 0001 for request PHY to
enter LPI mode.
1
0
0
0
Normal operation
This pin TXER must be either floating or connecting to
GND in RMII mode.
10
TXCLK/50M_CLKI
I/O
Hi-Z Transmit Clock output or 50M clock input:
In MII mode, this pin provides a continuous 25MHz clock
at 100Base-TX and 2.5MHz at 10Base-T.
In RMII mode, a 50Mhz clock should input to this pin for
the timing reference of the internal circuit.
6,7,8,9 TXD[3:0]
I
Hi-Z Transmit Data Input:
In MII mode, TXD[3:0] is synchronous to TXCLK.
In RMII mode, TXD[1:0] is synchronous to 50M_CLKI.
19
RXDV/CRS_DV/
FX_HEN
O/LI
(PD)
I
(PD)
Receive Data Valid or Media Type Selection:
FX_HEN
The input state is latched upon reset to determine
whether TP or fiber interface is selected. If it is at logic
“0” (default) state upon reset, the TP interface is
selected; otherwise the fiber interface is selected.
RXDV/CRS_DV
In MII mode, this pin indicates the Receive Data Valid



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com