数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

IP101G-DS-R01 数据表(PDF) 38 Page - List of Unclassifed Manufacturers

部件名 IP101G-DS-R01
功能描述  Single Port 10/100 MII/RMII/TP/Fiber Fast Ethernet Transceiver
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC [List of Unclassifed Manufacturers]
网页  
标志 ETC - List of Unclassifed Manufacturers

IP101G-DS-R01 数据表(HTML) 38 Page - List of Unclassifed Manufacturers

Back Button IP101G-DS-R01 Datasheet HTML 34Page - List of Unclassifed Manufacturers IP101G-DS-R01 Datasheet HTML 35Page - List of Unclassifed Manufacturers IP101G-DS-R01 Datasheet HTML 36Page - List of Unclassifed Manufacturers IP101G-DS-R01 Datasheet HTML 37Page - List of Unclassifed Manufacturers IP101G-DS-R01 Datasheet HTML 38Page - List of Unclassifed Manufacturers IP101G-DS-R01 Datasheet HTML 39Page - List of Unclassifed Manufacturers IP101G-DS-R01 Datasheet HTML 40Page - List of Unclassifed Manufacturers IP101G-DS-R01 Datasheet HTML 41Page - List of Unclassifed Manufacturers IP101G-DS-R01 Datasheet HTML 42Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 65 page
background image
IP101G
Data Sheet
38/65
January 14, 2014
Copyright © 2011, IC Plus Corp.
IP101G-DS-R01
MII page17 register17
page
MII
ROM R/W
Description
Default
17
17[1]
RO/
LH
WOL_PLUS_SLEEP
WOL+ sleep status.
This bit is a latched high signal that provide a previous status
for WOL+ sleep mode.
Master mode:
1=
1=
IP101G has entered WOL+ sleep mode.
Slave mode:
IP101G is ready for entering WOL+ sleep mode.
0
17
17[0]
RO/
LH
WOL_PLUS_WAKE
WOL+ wake status.
This bit is a latched high signal that provide a previous status
for WOL+ wake up.
Master mode:
1
1
=IP101G has left WOL+ sleep mode.
Slave mode:
=IP101G is ready for wake up.
0
The other Registers are reserved registers. User is inhibited to access to these registers. It may
introduce abnormal function to write these registers.
Example 1, Read page3 register16 (Read Data from page3 register16 of PHY address 0):
1.
Write 0.20 = 0x0003 //page3
2.
Read 0.16
//Read Data from page3 register16
3.
Write 0.20 = 0x0000 //restore to page0
Example 2, Write page3 register16 = 0x3400 (Write Data 0x3400 to page3 register16 of PHY address 0):
1.
Write 0.20 = 0x0003 //page3
2.
Write 0.16 = 0x3400 //Write Data 0x3400 to page3 register16
3.
Write 0.20 = 0x0000 //restore to page0
4.8 UTP PHY Specific Control Register
MII page1 register22
page
MII
ROM R/W
Description
Default
Linear Regulator Output Control Register
22[15]
R/W LDO Output Disable
1: LDO Output Disable
0: LDO Output Enable
0
(e-fuse)
1
22[14:0]
R/W Reserved
0x2020
The other Registers are reserved registers. User is inhibited to access to these registers. It may
introduce abnormal function to write these registers.
MII page1 register23
page
MII
ROM R/W
Description
Default
UTP PHY Specific Control Register
1
23[15:14]
R/W Reserved
2’b10



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com