数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

IP101G-DS-R01 数据表(PDF) 45 Page - List of Unclassifed Manufacturers

部件名 IP101G-DS-R01
功能描述  Single Port 10/100 MII/RMII/TP/Fiber Fast Ethernet Transceiver
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC [List of Unclassifed Manufacturers]
网页  
标志 ETC - List of Unclassifed Manufacturers

IP101G-DS-R01 数据表(HTML) 45 Page - List of Unclassifed Manufacturers

Back Button IP101G-DS-R01 Datasheet HTML 41Page - List of Unclassifed Manufacturers IP101G-DS-R01 Datasheet HTML 42Page - List of Unclassifed Manufacturers IP101G-DS-R01 Datasheet HTML 43Page - List of Unclassifed Manufacturers IP101G-DS-R01 Datasheet HTML 44Page - List of Unclassifed Manufacturers IP101G-DS-R01 Datasheet HTML 45Page - List of Unclassifed Manufacturers IP101G-DS-R01 Datasheet HTML 46Page - List of Unclassifed Manufacturers IP101G-DS-R01 Datasheet HTML 47Page - List of Unclassifed Manufacturers IP101G-DS-R01 Datasheet HTML 48Page - List of Unclassifed Manufacturers IP101G-DS-R01 Datasheet HTML 49Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 65 page
background image
IP101G
Data Sheet
5.1.4 Flexible Clock Source
While set COL/RMII pin to logic 1, 50MHz reference clock will be provided by IP101G in RMII mode. For
this configuration, RMII reference clock output for IP101G is from RXCLK/50M_CLKO. Clock skew could
be eliminated by adding an external buffer and placing equal trace lengths between buffer outputs and
each chip.
The flexible clock source is list as the following table.
Table 3 Flexible Clock Source Setting
Pin name
COL/RMII
Mode
Clock Source
Function
Crystal 25MHz Provides a crystal 25MHz into pin X1 and X2.
Clock 25MHz
Provides a clock source 25MHz into pin X1.
1
RMII
Clock 50MHz
Provides a clock source 50MHz into pin TXCLK/50M_CLKI and
connect pin X1 to GND or AGND33.
Crystal 25MHz Provides a crystal 25MHz into pin X1 and X2.
0
MII
Clock 25MHz
Provides a clock source 25MHz into pin X1.
Figure 10 IP101GR need add a buffer if RXCLK/50M_CLK push over two device
5.1.5 Auto-Negotiation and Related Information
IP101G supports clause 28 in the IEEE 802.3u standard. IP101G can be operated either in
10Mbps/100Mbps or half/full duplex transmission mode. IP101G also supports flow control mechanism
to prevent any collision in the network. If the other end does not support Auto-Negotiation function,
IP101G will link at half duplex mode and enter parallel detection.
At beginning of auto-negotiation, IP101G will advertise its own ability by sending FLP waveform out to
the other end and also listening signals from the other end. IP101G will place itself into correct
connection speed depends on the received signals. If NLP signal is replied from the other end, IP101G
will enter 10Mbps, while active idle pulses (unique 100Mbps pattern) IP101G will go to 100Mbps mode
instead.
45/65
January 14, 2014
Copyright © 2011, IC Plus Corp.
IP101G-DS-R01



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com