数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

IP101G-DS-R01 数据表(PDF) 31 Page - List of Unclassifed Manufacturers

部件名 IP101G-DS-R01
功能描述  Single Port 10/100 MII/RMII/TP/Fiber Fast Ethernet Transceiver
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC [List of Unclassifed Manufacturers]
网页  
标志 ETC - List of Unclassifed Manufacturers

IP101G-DS-R01 数据表(HTML) 31 Page - List of Unclassifed Manufacturers

Back Button IP101G-DS-R01 Datasheet HTML 27Page - List of Unclassifed Manufacturers IP101G-DS-R01 Datasheet HTML 28Page - List of Unclassifed Manufacturers IP101G-DS-R01 Datasheet HTML 29Page - List of Unclassifed Manufacturers IP101G-DS-R01 Datasheet HTML 30Page - List of Unclassifed Manufacturers IP101G-DS-R01 Datasheet HTML 31Page - List of Unclassifed Manufacturers IP101G-DS-R01 Datasheet HTML 32Page - List of Unclassifed Manufacturers IP101G-DS-R01 Datasheet HTML 33Page - List of Unclassifed Manufacturers IP101G-DS-R01 Datasheet HTML 34Page - List of Unclassifed Manufacturers IP101G-DS-R01 Datasheet HTML 35Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 65 page
background image
IP101G
Data Sheet
31/65
January 14, 2014
Copyright © 2011, IC Plus Corp.
IP101G-DS-R01
4.4 MMD Data Register
MMD register 3.0
Page
MII
ROM
R/W
Description
Default
PCS Control 1 Register
--
3.0[15:11]
RO
Reserved
Ignore when read
0
--
3.0.10
R/W
Clock stop enable
1 = IP101G may stop xMII Rx clock during LPI
0 = Clock not stoppable
0
--
3.0[9:0]
RO
Reserved
Ignore when read
0
MMD register 3.1
page
MII
ROM
R/W
Description
Default
PCS Status 1 Register
--
3.1[15:12]
RO
Reserved
Ignore when read
0
--
3.1.11
RO/LH Tx LPI received
1 = Tx PCS has received LPI
0 = LPI not received
0
--
3.1.10
RO/LH Rx LPI received
1 = Rx PCS has received LPI
0 = LPI not received
0
--
3.1.9
RO
Tx LPI indication
1 = Tx PCS is currently receiving LPI
0 = PCS is not currently receiving LPI
0
--
3.1.8
RO
Rx LPI indication
1 = Rx PCS is currently receiving LPI
0 = PCS is not currently receiving LPI
0
--
3.1.7
RO
Reserved
Ignore on read
0
--
3.1.6
RO
Clock stop capable
1 = The MAC may stop the clock during LPI
0 = Clock not stoppable
0
--
3.1[5:0]
RO
Reserved
Ignore when read
0
MMD register 3.20
page
MII
ROM
R/W
Description
Default
EEE Capability Register
--
3.20[15:7]
RO Reserved
Ignore when read
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com