数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TDA4VEN...Q1 数据表(PDF) 144 Page - Texas Instruments

部件名 TDA4VEN...Q1
功能描述  TDA4VEN, TDA4AEN Jacinto™ Processors
PDF  236 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TDA4VEN...Q1 数据表(HTML) 144 Page - Texas Instruments

Back Button TDA4VEN...Q1 Datasheet HTML 140Page - Texas Instruments TDA4VEN...Q1 Datasheet HTML 141Page - Texas Instruments TDA4VEN...Q1 Datasheet HTML 142Page - Texas Instruments TDA4VEN...Q1 Datasheet HTML 143Page - Texas Instruments TDA4VEN...Q1 Datasheet HTML 144Page - Texas Instruments TDA4VEN...Q1 Datasheet HTML 145Page - Texas Instruments TDA4VEN...Q1 Datasheet HTML 146Page - Texas Instruments TDA4VEN...Q1 Datasheet HTML 147Page - Texas Instruments TDA4VEN...Q1 Datasheet HTML 148Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 144 / 236 page
background image
Table 6-66. GPMC and NOR Flash Switching Characteristics – Synchronous Mode (continued)
see Figure 6-47, Figure 6-48, Figure 6-49, Figure 6-50, and Figure 6-51
NO.
(2)
PARAMETER
DESCRIPTION
MODE(16)
MIN
MAX
MIN
MAX
UNIT
100MHz
133MHz
F7
td(clkL-be[x]nIV)
Delay time, GPMC_CLK falling edge
to GPMC_BE0n_CLE, GPMC_BE1n
invalid(11)
div_by_1_mode;
GPMC_FCLK_MUX;
TIMEPARAGRANULARITY_X1
D - 2.3
(3)
D + 1.9 D - 2.3
(3)
D + 1.9
ns
F7
td(clkL-be[x]nIV). Delay time, GPMC_CLK falling edge
to GPMC_BE0n_CLE, GPMC_BE1n
invalid(12)
div_by_1_mode;
GPMC_FCLK_MUX;
TIMEPARAGRANULARITY_X1
D - 2.3
(3)
D + 1.9 D - 2.3
(3)
D + 1.9
ns
F8
td(clkH-advn)
Delay time, output clock GPMC_CLK
rising edge to output address
valid and address latch enable
GPMC_ADVn_ALE transition
div_by_1_mode;
GPMC_FCLK_MUX;
TIMEPARAGRANULARITY_X1;
no extra_delay
G -
2.3(6)
G + 4.5 G - 2.3
(6)
G + 4.5
ns
F9
td(clkH-advnIV)
Delay time, output clock GPMC_CLK
rising edge to output address
valid and address latch enable
GPMC_ADVn_ALE invalid
div_by_1_mode;
GPMC_FCLK_MUX;
TIMEPARAGRANULARITY_X1;
no extra_delay
D - 2.3
(3)
D + 4.5 D - 2.3
(3)
D + 4.5
ns
F10 td(clkH-oen)
Delay time, output clock GPMC_CLK
rising edge to output enable
GPMC_OEn_REn transition
div_by_1_mode;
GPMC_FCLK_MUX;
TIMEPARAGRANULARITY_X1;
no extra_delay
H - 2.3
(7)
H + 3.5 H - 2.3
(7)
H + 3.5
ns
F11 td(clkH-oenIV)
Delay time, output clock GPMC_CLK
rising edge to output enable
GPMC_OEn_REn invalid
div_by_1_mode;
GPMC_FCLK_MUX;
TIMEPARAGRANULARITY_X1;
no extra_delay
H - 2.3
(7)
H + 3.5 H - 2.3
(7)
H + 3.5
ns
F14 td(clkH-wen)
Delay time, output clock GPMC_CLK
rising edge to output write enable
GPMC_WEn transition
div_by_1_mode;
GPMC_FCLK_MUX;
TIMEPARAGRANULARITY_X1;
no extra_delay
I - 2.3
(8)
I + 4.5
I - 2.3
(8)
I + 4.5
ns
F15 td(clkH-do)
Delay time, output clock GPMC_CLK
rising edge to output data
GPMC_AD[15:0] transition(10)
div_by_1_mode;
GPMC_FCLK_MUX;
TIMEPARAGRANULARITY_X1
J - 2.3
(9)
J + 2.7
J - 2.3
(9)
J + 2.7
ns
F15 td(clkL-do)
Delay time, GPMC_CLK falling
edge to GPMC_AD[15:0] data bus
transition(11)
div_by_1_mode;
GPMC_FCLK_MUX;
TIMEPARAGRANULARITY_X1
J - 2.3
(9)
J + 2.7
J - 2.3
(9)
J + 2.7
ns
F15 td(clkL-do).
Delay time, GPMC_CLK falling
edge to GPMC_AD[15:0] data bus
transition(12)
div_by_1_mode;
GPMC_FCLK_MUX;
TIMEPARAGRANULARITY_X1
J - 2.3
(9)
J + 2.7
J - 2.3
(9)
J + 2.7
ns
F17 td(clkH-be[x]n)
Delay time, output clock GPMC_CLK
rising edge to output lower byte
enable and command latch enable
GPMC_BE0n_CLE transition(10)
div_by_1_mode;
GPMC_FCLK_MUX;
TIMEPARAGRANULARITY_X1
J - 2.3
(9)
J + 1.9
J - 2.3
(9)
J + 1.9
ns
F17 td(clkL-be[x]n)
Delay time, GPMC_CLK falling edge
to GPMC_BE0n_CLE, GPMC_BE1n
transition(11)
div_by_1_mode;
GPMC_FCLK_MUX;
TIMEPARAGRANULARITY_X1
J - 2.3
(9)
J + 1.9
J - 2.3
(9)
J + 1.9
ns
F17 td(clkL-be[x]n).
Delay time, GPMC_CLK falling edge
to GPMC_BE0n_CLE, GPMC_BE1n
transition(12)
div_by_1_mode;
GPMC_FCLK_MUX;
TIMEPARAGRANULARITY_X1
J - 2.3
(9)
J + 1.9
J - 2.3
(9)
J + 1.9
ns
F18 tw(csnV)
Pulse duration, output chip select
GPMC_CSn[i](13) low
Read
A
A
ns
Write
A
A
ns
F19 tw(be[x]nV)
Pulse duration, output lower byte
enable and command latch enable
GPMC_BE0n_CLE, output upper byte
enable GPMC_BE1n low
Read
C
C
ns
Write
C
C
ns
TDA4VEN-Q1, TDA4AEN-Q1
SPRSP96A – MARCH 2024 – REVISED SEPTEMBER 2024
www.ti.com
144
Submit Document Feedback
Copyright © 2024 Texas Instruments Incorporated
Product Folder Links: TDA4VEN-Q1 TDA4AEN-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com