TDA4VEN...Q1 datasheet(187/236 Pages) TI

187 / 236 page

6.9.5.18.1.9 UHS–I DDR50 Mode

Table 6-97 and Figure 6-82 present switching characteristics for MMC0 – UHS-I DDR50 Mode.

Table 6-97. Switching Characteristics for MMC0 – UHS-I DDR50 Mode

see Figure 6-82

NO.

PARAMETER

MIN

MAX

UNIT

fop(clk)

Operating frequency, MMC0_CLK

MHz

DDR505

tc(clk)

Cycle time, MMC0_CLK

DDR506

tw(clkH)

Pulse duration, MMC0_CLK high

9.2

DDR507

tw(clkL)

Pulse duration, MMC0_CLK low

9.2

DDR508

td(clk-cmdV)

Delay time, MMC0_CLK rising edge to MMC0_CMD transition

1.12

6.43

DDR509

td(clk-dV)

Delay time, MMC0_CLK transition to MMC0_DAT[3:0] transition

1.12

6.43

MMC[x] CLK

MMC[x] CMD

MMC[x] DAT3

[ :0]

DDR508

DDR509

DDR505

DDR506

DDR507

Figure 6-82. MMC0 – UHS-I DDR50 – Transmit Mode

www.ti.com

TDA4VEN-Q1, TDA4AEN-Q1

SPRSP96A – MARCH 2024 – REVISED SEPTEMBER 2024

Submit Document Feedback

187

Product Folder Links: TDA4VEN-Q1 TDA4AEN-Q1

TDA4VEN...Q1 数据表(PDF) 187 Page - Texas Instruments

TDA4VEN...Q1 数据表(HTML) 187 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载