数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TMP86FS49AIUG 数据表(PDF) 202 Page - Toshiba Semiconductor

部件名 TMP86FS49AIUG
功能描述  8 Bit Microcontroller
PDF  296 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TOSHIBA [Toshiba Semiconductor]
网页  http://www.semicon.toshiba.co.jp/eng
标志 TOSHIBA - Toshiba Semiconductor

TMP86FS49AIUG 数据表(HTML) 202 Page - Toshiba Semiconductor

Back Button TMP86FS49AIUG Datasheet HTML 198Page - Toshiba Semiconductor TMP86FS49AIUG Datasheet HTML 199Page - Toshiba Semiconductor TMP86FS49AIUG Datasheet HTML 200Page - Toshiba Semiconductor TMP86FS49AIUG Datasheet HTML 201Page - Toshiba Semiconductor TMP86FS49AIUG Datasheet HTML 202Page - Toshiba Semiconductor TMP86FS49AIUG Datasheet HTML 203Page - Toshiba Semiconductor TMP86FS49AIUG Datasheet HTML 204Page - Toshiba Semiconductor TMP86FS49AIUG Datasheet HTML 205Page - Toshiba Semiconductor TMP86FS49AIUG Datasheet HTML 206Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 202 / 296 page
background image
Page 186
15. Synchronous Serial Interface (SIO2)
15.3 Function
TMP86FS49AIUG
Figure 15-9 Example of Transmit Error Processingme
15.3.3.2 Receive mode
The receive mode is selected by writing “01B” to SIO2CR<SIOM>.
(1)
Starting the receive operation
Receive mode is selected by setting “01” to SIO2CR<SIOM>. Serial clock is selected by using
SIO2CR<SCK>. Transfer direction is selected by using SIO2CR<SIODIR>.
After SIO2CR<SIOS> is set to “1”, SIO2SR<SIOF> is set synchronously to “1” the falling edge of
SCK2
pin.
Synchronizing with the SCK2 pin's rising edge, the data is received sequentially from SI2 pin with
the direction of the bit specified by SIO2CR<SIODIR>.
SIO2SR<SEF> is kept in high level, between the first clock falling edge of SCK2 pin and eighth
clock falling edge.
When 8-bit data is received, the data is transferred to SIO2RDB from shift register. INTSIO2 inter-
rupt request is generated and SIO2SR<RXF> is set to “1”
Note: In internal clock operation, when the SIO2CR<SIOS> is set to "1", the serial clock is generated
from SCK2 pin after maximum 1-cycle of serial clock frequency.
(2)
During the receive operation
The SIO2SR<RXF> is cleared to “0” by reading a data from SIO2RDB.
In the internal clock operation, the serial clock stops to “H” level by an automatic-wait function
when the all of the 8-bit data has been received. Automatic-wait function is released by reading a
received data from SIO2RDB. Then, receive operation is restarted after maximum 1-cycle of serial
clock.
In external clock operation, after SIO2SR<RXF> is set to “1”, the received data must be read from
SIO2RDB, before the next data shift-in operation is finished.
Writing transmit
data B
Writing transmit
data A
Unknown
B
A7 A6
A
A5 A4 A3 A2 A1 A0 B7 B6 B5 B4 B3 B2 B1 B0
Start shift
operation
Start shift
operation
Start shift
operation
SIO2CR<SIOS>
SIO2SR<SIOF>
SIO2SR<SEF>
SCK2
pin
SO2 pin
SIO2SR<TXF>
SIO2SR<TXERR>
INTSIO2
interrupt
request
SIO2TDB
SIO2CR
<SIOINH>



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com