TMP86FS49AIUG datasheet(206/296 Pages) TOSHIBA

206 / 296 page

Page 190

15. Synchronous Serial Interface (SIO2)

15.3 Function

TMP86FS49AIUG

(2)

During the transmit/receive operation

When data is written to SIO2TDB, SIO2SR<TXF> is cleared to “0” and when a data is read from

SIO2RDB, SIO2SR<RXF> is cleared to “0”.

In internal clock operation, in case of the condition described below, the serial clock stops to “H”

level by an automatic-wait function when all of the bit set in the data has been transmitted.

• Next transmit data is not written to SIO2TDB after reading a received data from SIO2RDB.

• Received data is not read from SIO2RDB after writing a next transmit data to SIO2TDB.

• Neither SIO2TDB nor SIO2RDB is accessed after transmission.

The automatic wait function is released by writing the next transmit data to SIO2TDB after reading

the received data from SIO2RDB, or reading the received data from SIO2RDB after writing the next

data to SIO2TDB.

Then, transmit/receive operation is restarted after maximum 1 cycle of serial clock.

In external clock operation, reading the received data from SIO2RDB and writing the next data to

SIO2TDB must be finished before the shift operation of the next data begins.

If the transmit data is not written to SIO2TDB after SIO2SR<TXF> is set to “1”, transmit error

occurs immediately after shift operation is started. When the transmit error occurred,

SIO2SR<TXERR> is set to “1”.

If received data is not read out from SIO2RDB before next shift operation starts after setting

SIO2SR<RXF> to “1”, receive error occurs immediately after shift operation is finished. When the

receive error has occurred, SIO2SR<RXERR> is set to “1”.

(3)

Stopping the transmit/receive operation

There are two ways for stopping the transmit/receive operation.

• The way of clearing SIO2CR<SIOS>.

When SIO2CR<SIOS> is cleared to “0”, transmit/receive operation is stopped after all trans-

fer of the data is finished. When transmit/receive operation is finished, SIO2SR<SIOF> is

cleared to “0” and SO2 pin is kept in high level.

In external clock operation, SIO2CR<SIOS> must be cleared to “0” before SIO2SR<SEF> is

set to “1” by beginning next transfer.

• The way of setting SIO2CR<SIOINH>.

Transmit/receive operation is stopped immediately after SIO2CR<SIOINH> is set to “1”. In

this case, SIO2CR<SIOS>, SIO2SR register, SIO2RDB register and SIO2TDB register are

initialized.

TMP86FS49AIUG 数据表(PDF) 206 Page - Toshiba Semiconductor

TMP86FS49AIUG 数据表(HTML) 206 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载