ADE5166 datasheet(90/148 Pages) AD

90 / 148 page

ADE5166/ADE5169/ADE5566/ADE5569

Preliminary Technical Data

Rev. PrB | Page 90 of 148

WATCHDOG TIMER

The watchdog timer generates a device reset or interrupt within

a reasonable amount of time if the ADE5166/ADE5169/

ADE5566/ADE5569 enter an erroneous state, possibly due to a

programming error or electrical noise. The watchdog is enabled

by default with a timeout of two seconds and creates a system reset

if not cleared within two seconds. The watchdog function can be

disabled by clearing the watchdog enable bit (WDE) in the

watchdog timer SFR (WDCON, 0xC0).

The watchdog circuit generates a system reset or interrupt

(WDS) if the user program fails to set the WDE bit within a

predetermined amount of time (set by the PRE[3:0] bits).

The watchdog timer is clocked from the 32.768 kHz external

crystal connected between the XTAL1 and XTAL2 pins.

The WDCON SFR can be written only by user software if the

double write sequence described in Table 78 is initiated on

every write access to the WDCON SFR.

To prevent any code from inadvertently disabling the watchdog, a

watchdog protection can be activated. This watchdog protection

locks in the watchdog enable and event settings so they cannot

be changed by user code. The protection is activated by clearing

a watchdog protection bit in the flash memory. The watchdog

protection bit is the most significant bit at Address 0x3FFA of

the flash memory. When this bit is cleared, the WDIR bit is forced

to 0, and the WDE bit is forced to 1. Note that the sequence for

configuring the flash protection bits must be followed to modify

the watchdog protection bit at Address 0x3FFA (see the Protecting

the Flash section).

Table 78. Watchdog Timer SFR (WDCON, 0xC0)

Bit

Address

Mnemonic

Default

Description

7 to 4

0xC7 to

0xC4

PRE[3:0]

Watchdog prescaler. In normal mode, the 16-bit watchdog timer is clocked by the input

clock (32.768 kHz). The PREx bits set which of the upper bits of the counter are used as the

watchdog output as follows:

XTAL1

PRE

WATCHDOG

PRE[3:0]

Result (Watchdog Timeout)

0000

15.6 ms

0001

31.2 ms

0010

62.5 ms

0011

125 ms

0100

250 ms

0101

500 ms

0110

1 sec

0111

2 sec

1000

0 sec, automatic reset

1001

0 sec, serial download reset

1010 to 1111

Not a valid selection

0xC3

WDIR

Watchdog interrupt response bit. When cleared, the watchdog generates a system reset

when the watchdog timeout period has expired. When set, the watchdog generates an

interrupt when the watchdog timeout period has expired.

0xC2

WDS

Watchdog status bit. This bit is set to indicate that a watchdog timeout has occurred. It is

cleared by writing a 0 or by an external hardware reset. A watchdog reset does not clear

WDS; therefore, it can be used to distinguish between a watchdog reset and a hardware

reset from the RESET pin.

0xC1

WDE

Watchdog enable bit. When set, this bit enables the watchdog and clears its counter. The

watchdog counter is subsequently cleared again whenever WDE is set. If the watchdog is

not cleared within its selected timeout period, it generates a system reset or watchdog

interrupt, depending on the WDIR bit.

0xC0

WDWR

Watchdog write enable bit (see the Writing to the Watchdog Timer SFR (WDCON, 0xC0)

section).

ADE5166 数据表(PDF) 90 Page - Analog Devices

ADE5166 数据表(HTML) 90 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载