ADE5166 datasheet(100/148 Pages) AD

100 / 148 page

ADE5166/ADE5169/ADE5566/ADE5569

Preliminary Technical Data

Rev. PrB | Page 100 of 148

The lower 62 bytes are available to the user for program storage

or as nonvolatile data memory. They are segmented into 124 pages

of 512 bytes each. It is up to the user to decide which flash

memory is to be used for data memory. It is recommended that

each page be dedicated solely to program or data memory so

that an instance does not arise where the program counter is

loaded with data memory instead of an opcode from the

program memory or where program memory is erased to

update a byte of data memory.

The flash memory can be protected from read or write/erase

access. The protection is implemented in the upper page of user

program memory. The last sixteen bytes from this page are used

to configure the write/erase protection for each of the pages.

The remaining four bytes are used for configuring read

protection of the flash memory. The read protection is selected

in groups of four pages. Finally, there is a byte used to store the

key required for modifying the protection scheme. If any code

protection is required, the page of information memory must be

write/erase protected at a minimum.

Thus it is recommended that if code protection is enabled, the

last page of user accessible flash memory should only be used to

store data that does not need modification in the field. If the

firmware requires protection and may need updating in the

future, the last page should be reserved for constants used by

the user code that does not require modification during

emulation or debug.

Page 0 through Page 122 are therefore available for general

program and data memory use. It is recommended that Page 123

be used for constants or code that do not require future modifica-

tions. Note that the last 20 bytes of page 123 are reserved for the

flash memory protection and are therefore unavailable to the user.

USING THE FLASH MEMORY

The 62 bytes of Flash memory are configured as 124 pages, each

of 512 bytes. As with the other ADE5166/ADE5169/ADE5566/

ADE5569 peripherals, the interface to this memory space is via

a group of registers mapped in the SFR space. A data register,

EDATA, holds the byte of data to be accessed. The byte of flash

memory is addressed via the EADRH and EADRL registers.

Table 94. Flash SFRs

SFR

Address

Default

Bit

Addressable

Description

ECON

0xB9

0x00

Flash control

FLSHKY

0xBA

0xFF

Flash key

PROTKY

0xBB

0xFF

Flash

protection key

EDATA

0xBC

0x00

Flash data

EADRL

0xC6

0x00

Flash low

address

EADRH

0xC7

0x00

Flash high

address

ECON is an 8-bit control register that can be written to with one

of five Flash memory access commands to trigger various read,

write, erase, and verify functions. Figure 72 demonstrates the

steps required for access to the flash memory.

EADRH

FLSHKY

EADRL

ADDRESS ADDRESS

DECODER

FLSHKY = 0x3B?

PROTECTION

DECODER

ECON

COMMAND

ACCESS

ALLOWED?

FLASH

PROTECTION KEY

TRUE: ACCESS

ALLOWED

ECON = 0

FALSE: ACCESS

DENIED

ECON = 1

Figure 72. Flash Memory Read/Write/Erase Protection Block Diagram

ADE5166 数据表(PDF) 100 Page - Analog Devices

ADE5166 数据表(HTML) 100 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

ADE5166 数据表(PDF) 100 Page - Analog Devices

ADE5166 数据表(HTML) 100 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载