数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADE5166 数据表(PDF) 30 Page - Analog Devices

部件名 ADE5166
功能描述  Single-Phase Energy Measurement IC with 8052 MCU, RTC, and LCD Driver
PDF  148 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADE5166 数据表(HTML) 30 Page - Analog Devices

Back Button ADE5166 Datasheet HTML 26Page - Analog Devices ADE5166 Datasheet HTML 27Page - Analog Devices ADE5166 Datasheet HTML 28Page - Analog Devices ADE5166 Datasheet HTML 29Page - Analog Devices ADE5166 Datasheet HTML 30Page - Analog Devices ADE5166 Datasheet HTML 31Page - Analog Devices ADE5166 Datasheet HTML 32Page - Analog Devices ADE5166 Datasheet HTML 33Page - Analog Devices ADE5166 Datasheet HTML 34Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 148 page
background image
ADE5166/ADE5169/ADE5566/ADE5569
Preliminary Technical Data
Rev. PrB | Page 30 of 148
3.3 V PERIPHERALS AND WAKE-UP EVENTS
Some of the 3.3 V peripherals are capable of waking the
ADE5166/ADE5169/ADE5566/ADE5569 from PSM2. The
events that can cause the ADE5166/ADE5169/ADE5566/
ADE5569 to wake up from PSM2 are listed in the Wake-Up
Event column in Table 28. The interrupt flag associated with
these events must be cleared prior to executing instructions that
put the ADE5166/ADE5169/ADE5566/ADE5569 in PSM2 mode
after wake-up.
Table 28. 3.3 V Peripherals and Wake-Up Events
3.3 V
Peripheral
Wake-
Up
Event
Wake-Up
Enable Bits
Flag
Interrupt
Vector
Comments
Temperature
ADC
∆T
Maskable
ITADC
The temperature ADC can wake up the ADE5166/ADE5169/
ADE5566/ADE5569 if the ITADC flag is set. A pending interrupt is
generated according to the description in the Temperature
Measurement section. This wake-up event can be disabled by
disabling temperature measurements in the temperature and
supply delta SFR (DIFFPROG, 0xF3) in PSM2. The temperature
interrupt needs to be serviced and acknowledged prior to entering
PSM2 mode.
VDCIN ADC
ΔV
Maskable
FVADC
IPSM
The VDCIN measurement can wake up the ADE5166/ADE5169/
ADE5566/ADE5569. FVADC is set according to the description in
the External Voltage Measurement section. This wake-up event can
be disabled by clearing EVADC in the power management
interrupt enable SFR (IPSME, 0xEC); see Table 20. The FVADC flag
needs to be cleared prior to entering PSM2 mode.
Power Supply
Management
PSR
Nonmaskable
PSR
IPSM
The ADE5166/ADE5169/ADE5566/ADE5569 wake up if the power
supply is restored (if VSWOUT switches to be connected to VDD). The
VSWSOURCE flag, Bit 6 of the peripheral configuration SFR (PERIPH,
0xF4), is set to indicate that VSWOUT is connected to VDD.
RTC
Interval
Maskable
ITFLAG
IRTC
The ADE5166/ADE5169/ADE5566/ADE5569 wake up after the
programmable time interval has elapsed. The RTC interrupt needs
to be serviced and acknowledged prior to entering PSM2 mode.
Alarm
Maskable
Alarm
IRTC
An alarm can be set to wake the ADE5166/ADE5169/ADE5566/
ADE5569 after the desired amount of time. The RTC alarm is
enabled by setting the corresponding ALxx_EN bits in the RTC
Configuration 2 SFR (TIMECON2, 0xA2). The RTC interrupt needs to
be serviced and acknowledged prior to entering PSM2 mode.
I/O Ports1
INT0
INT0PRG = 1
IE0
The edge of the interrupt is selected by Bit IT0 in the TCON register. The
IE0 flag bit in the TCON register is not affected. The Interrupt 0
interrupt needs to be serviced and acknowledged prior to entering
PSM2 mode.
INT1
INT1PRG[2:0]
= 11x
IE1
The edge of the interrupt is selected by Bit IT1 in the TCON register. The
IE1 flag bit in the TCON register is not affected. The Interrupt 1
interrupt needs to be serviced and acknowledged prior to entering
PSM2 mode.
Rx Edge
RXPROG[1:0]
= 11
PERIPH[7]
(RXFG)
An Rx edge event occurs if a rising or falling edge is detected on
the Rx line. The UART RxD flag needs to be cleared prior to entering
PSM2 mode.
External Reset
RESET
Nonmaskable
If the RESET pin is brought low while the ADE5166/ADE5169/
ADE5566/ADE5569 is in PSM2, it wakes up to PSM1.
LCD
The LCD can be enabled/disabled in PSM2. The LCD data memory
remains intact.
Scratch Pad
The four SCRATCHx registers remain intact in PSM2.
1 All I/O pins are treated as inputs. The weak pull-up on each I/O pin can be disabled individually in the Port 0 Weak Pull-Up Enable SFR (PINMAP0, 0xB2), Port 1 Weak
Pull-Up Enable SFR (PINMAP1, 0xB3), and Port 2 Weak Pull-Up Enable SFR (PINMAP2, 0xB4) to decrease current consumption. The interrupts can be enabled/disabled.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com