HD64F2149YV datasheet(369/1075 Pages) RENESAS

部件名	HD64F2149YV

功能描述	Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series

PDF	1075 Pages

Scroll/Zoom	100%

制造商	RENESAS [Renesas Technology Corp]

网页	http://www.renesas.com

标志

369 / 1075 page

Section 11 16-Bit Free-Running Timer

Rev. 3.00 Jan 18, 2006 page 341 of 1044

REJ09B0280-0300

Contention between OCR Write and Compare-Match: If a compare-match occurs during the

state after an OCRA or OCRB write cycle, the write takes priority and the compare-match signal

is inhibited.

Figure 11.20 shows this type of contention.

If automatic addition of OCRAR/OCRAF to OCRA is selected, and a compare-match occurs in

the cycle following the OCRA, OCRAR and OCRAF write cycle, the OCRA, OCRAR and

OCRAF write takes priority and the compare-match signal is inhibited. Consequently, the result of

the automatic addition is not written to OCRA.

Figure 11.21 shows this timing

OCRA or OCRB write cycle

Address

Internal write signal

FRC

OCR

Write data

OCR address

N + 1

Compare-match

signal

Prohibited

Figure 11.20 Contention between OCR Write and Compare-Match

(When Automatic Addition Function Is Not Used)

HD64F2149YV 数据表(PDF) 369 Page - Renesas Technology Corp