HD64F2149YV datasheet(255/1075 Pages) RENESAS

255 / 1075 page

Section 8 I/O Ports

Rev. 3.00 Jan 18, 2006 page 227 of 1044

REJ09B0280-0300

Port 5 Data Direction Register (P5DDR)

—

P50DDR

P52DDR

P51DDR

Bit

Initial value

Read/Write

P5DDR is an 8-bit write-only register, the individual bits of which specify input or output for the

pins of port 5. P5DDR cannot be read; if it is, an undefined value will be returned. Bits 7 to 3 are

reserved.

Setting a P5DDR bit to 1 makes the corresponding port 5 pin an output pin, while clearing the bit

to 0 makes the pin an input pin.

P5DDR is initialized to H'F8 by a reset and in hardware standby mode. It retains its prior state in

software standby mode. As SCI0 is initialized, the pin states are determined by the IIC0 ICCR,

P5DDR, and P5DR specifications.

Port 5 Data Register (P5DR)

—

P50DR

R/W

P52DR

R/W

P51DR

R/W

Bit

Initial value

Read/Write

P5DR is an 8-bit readable/writable register that stores output data for the port 5 pins (P52 to P50).

If a port 5 read is performed while P5DDR bits are set to 1, the P5DR values are read directly,

regardless of the actual pin states. If a port 5 read is performed while P5DDR bits are cleared to 0,

the pin states are read.

Bits 7 to 3 are reserved; they cannot be modified and are always read as 1.

P5DR is initialized to H'F8 by a reset and in hardware standby mode. It retains its prior state in

software standby mode.

HD64F2149YV 数据表(PDF) 255 Page - Renesas Technology Corp

HD64F2149YV 数据表(HTML) 255 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载