HD64F2149YV datasheet(298/1075 Pages) RENESAS

298 / 1075 page

Section 8 I/O Ports

Rev. 3.00 Jan 18, 2006 page 270 of 1044

REJ09B0280-0300

PCPIN and PDPIN are at the same addresses as PCDDR and PDDDR, respectively. Writing is to

PCDDR or PDDDR and the port C or port D settings will change unless the given byte represents

the current setting.

Port C and port D Nch-OD Control Register (PCNOCR, PDNOCR)

Bit

6543

210

PC7NOC PC6NOC PC5NOC PC4NOC PC3NOC PC2NOC PC1NOC PC0NOC

Initial value

0000

000

Read/Write

R/W

Bit

6543

210

PD7NOC PD6NOC PD5NOC PD4NOC PD3NOC PD2NOC PD1NOC PD0NOC

Initial value

0000

000

Read/Write

R/W

PCNOCR and PDNOCR are 8-bit read/write registers, the individual bits of which specify the

output driver type for pins on ports C and D which are configured as outputs.

Setting a PCNOCR or PDNOCR bit to 1 disables the P-channel driver for the corresponding pin

on port C or port D. Clearing the bit to 0 enables the P-channel driver for the pin. Although the

P-channel drivers are always connected, the output driver type will be CMOS when the bit is

cleared to 0 and N-channel open-drain when it is set to 1.

PCNOCR and PDNOCR are initialized to H'00 by a reset and in hardware standby mode. They

retain their prior states in software standby mode.

DDR

NOCR

—

ODR

010

N-ch. driver

OFF

P-ch. driver

OFF

MOS Input Pul-Up

OFF

HD64F2149YV 数据表(PDF) 298 Page - Renesas Technology Corp

HD64F2149YV 数据表(HTML) 298 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载