数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

HD64F2149YV 数据表(PDF) 306 Page - Renesas Technology Corp

部件名 HD64F2149YV
功能描述  Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series
PDF  1075 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

HD64F2149YV 数据表(HTML) 306 Page - Renesas Technology Corp

Back Button HD64F2149YV Datasheet HTML 302Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 303Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 304Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 305Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 306Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 307Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 308Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 309Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 310Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 306 / 1075 page
background image
Section 8 I/O Ports
Rev. 3.00 Jan 18, 2006 page 278 of 1044
REJ09B0280-0300
Port G Data Direction Register (PGDDR)
Bit
7
6543
210
PG7DDR PG6DDR PG5DDR PG4DDR PG3DDR PG2DDR PG1DDR PG0DDR
Initial value
0
0000
000
Read/Write
W
WWWW
WWW
PGDDR is an 8-bit write-only register, the individual bits of which select input or output for the
pins of port G. PGDDR is at the same address as PGPIN, and if read, will return the port G pin
states.
Setting a PGDDR bit to 1 makes the corresponding pins on port G an output pin, while clearing
the bit to 0 makes the pin an input pin.
PGDDR is initialized to H'00 by a reset and in hardware standby mode. It retains its prior state in
software standby mode.
Port G Output Data Register (PGODR)
Bit
7
6543
210
PG7ODR PG6ODR PG5ODR PG4ODR PG3ODR PG2ODR PG1ODR PG0ODR
Initial value
0
0000
000
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
PGODR is an 8-bit read/write register that stores output data for the pins on port G (PG7 to PG0).
PGODR can always be read from or written to, regardless of the PGDDR settings.
PGODR is initialized to H'00 by a reset and in hardware standby mode. It retains its prior state in
software standby mode.
Port G Input Data Register (PGPIN)
Bit
7
6543
210
PG7PIN
PG6PIN
PG5PIN
PG4PIN
PG3PIN
PG2PIN
PG1PIN
PG0PIN
Initial value
—*
—*
—*
—*
—*
—*
—*
—*
Read/Write
R
RRRR
RRR
Note:
*
Determined by the state of pins PG7 to PG0.
Reading PGPIN always returns the pin states.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com