ST7263BEx datasheet(117/186 Pages) STMICROELECTRONICS

117 / 186 page

ST7263Bxx

On-chip peripherals

Doc ID 7516 Rev 8

117/186

11.5.7

I²C Control register (CR)

Reset value: 0000 0000 (00h)

ENGC

START

ACK

STOP

ITE

Read/write

[7:6] Reserved. Forced to 0 by hardware.

5 PE Peripheral enable.

This bit is set and cleared by software.

0: Peripheral disabled

1: Master/Slave capability

Note: When PE=0, all the bits of the CR register and the SR register except the

Stop bit are reset. All outputs are released while PE=0.

When PE=1, the corresponding I/O pins are selected by hardware as

alternate functions.

To enable the I²C interface, write the CR register TWICE with PE=1 as the

first write only activates the interface (only PE is set).

4 ENGC Enable General Call.

This bit is set and cleared by software. It is also cleared by hardware when the

interface is disabled (PE=0). The 00h General Call address is acknowledged (01h

ignored).

0: General Call disabled

1: General Call enabled

Note: In accordance with the I2C standard, when GCAL addressing is enabled, an

I2C slave can only receive data. It will not transmit data to the master.

3 START Generation of a Start condition. This bit is set and cleared by software. It is

also cleared by hardware when the interface is disabled (PE=0) or when the Start

condition is sent (with interrupt generation if ITE=1).

In master mode:

0: No start generation

1: Repeated start generation

In slave mode:

0: No start generation

1: Start generation when the bus is free

ST7263BEx 数据表(PDF) 117 Page - STMicroelectronics

ST7263BEx 数据表(HTML) 117 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载