数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7263BEx 数据表(PDF) 119 Page - STMicroelectronics

部件名 ST7263BEx
功能描述  Low speed USB 8-bit MCU family with up to 32 KB Flash/ROM, DFU capability, 8-bit ADC, WDG, timer, SCI and I²C
PDF  186 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7263BEx 数据表(HTML) 119 Page - STMicroelectronics

Back Button ST7263BEx Datasheet HTML 115Page - STMicroelectronics ST7263BEx Datasheet HTML 116Page - STMicroelectronics ST7263BEx Datasheet HTML 117Page - STMicroelectronics ST7263BEx Datasheet HTML 118Page - STMicroelectronics ST7263BEx Datasheet HTML 119Page - STMicroelectronics ST7263BEx Datasheet HTML 120Page - STMicroelectronics ST7263BEx Datasheet HTML 121Page - STMicroelectronics ST7263BEx Datasheet HTML 122Page - STMicroelectronics ST7263BEx Datasheet HTML 123Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 119 / 186 page
background image
ST7263Bxx
On-chip peripherals
Doc ID 7516 Rev 8
119/186
I²C Status register 1 (SR1)
Reset value: 0000 0000 (00h)
7
0
EVF
0
TRA
BUSY
BTF
ADSL
M/SL
SB
Read only
7 EVF Event flag
This bit is set by hardware as soon as an event occurs. It is cleared by software
reading SR2 register in case of error event or as described in Figure 48. It is also
cleared by hardware when the interface is disabled (PE=0).
0: No event
1: One of the following events has occurred:
BTF=1 (Byte received or transmitted)
ADSL=1 (Address matched in Slave mode while ACK=1)
SB=1 (Start condition generated in Master mode)
AF=1 (No acknowledge received after byte transmission)
STOPF=1 (Stop condition detected in Slave mode)
ARLO=1 (Arbitration lost in Master mode)
BERR=1 (Bus error, misplaced Start or Stop condition detected)
Address byte successfully transmitted in Master mode.
6 Reserved. Forced to 0 by hardware.
5 TRA Transmitter/Receiver.
When BTF is set, TRA=1 if a data byte has been transmitted. It is cleared
automatically when BTF is cleared. It is also cleared by hardware after detection of
Stop condition (STOPF=1), loss of bus arbitration (ARLO=1) or when the interface
is disabled (PE=0).
0: Data byte received (if BTF=1)
1: Data byte transmitted
4 BUSY Bus busy.
This bit is set by hardware on detection of a Start condition and cleared by
hardware on detection of a Stop condition. It indicates a communication in progress
on the bus. The BUSY flag of the I2CSR1 register is cleared if a Bus Error occurs.
0: No communication on the bus
1: Communication ongoing on the bus
Note: The BUSY flag is NOT updated when the interface is disabled (PE=0). This
can have consequences when operating in Multimaster mode; i.e. a second
active I2C master commencing a transfer with an unset BUSY bit can cause
a conflict resulting in lost data. A software workaround consists of checking
that the I2C is not busy before enabling the I2C Multimaster cell.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com