数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AX2000 数据表(PDF) 105 Page - Microsemi Corporation

部件名 AX2000
功能描述  Axcelerator Family FPGAs
PDF  262 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROSEMI [Microsemi Corporation]
网页  http://www.microsemi.com
标志 MICROSEMI - Microsemi Corporation

AX2000 数据表(HTML) 105 Page - Microsemi Corporation

Back Button AX2000 Datasheet HTML 101Page - Microsemi Corporation AX2000 Datasheet HTML 102Page - Microsemi Corporation AX2000 Datasheet HTML 103Page - Microsemi Corporation AX2000 Datasheet HTML 104Page - Microsemi Corporation AX2000 Datasheet HTML 105Page - Microsemi Corporation AX2000 Datasheet HTML 106Page - Microsemi Corporation AX2000 Datasheet HTML 107Page - Microsemi Corporation AX2000 Datasheet HTML 108Page - Microsemi Corporation AX2000 Datasheet HTML 109Page - Microsemi Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 105 / 262 page
background image
Axcelerator Family FPGAs
Re vi s i on 18
2 - 91
Table 2-90 • Two RAM Blocks Cascaded
Worst-Case Commercial Conditions VCCA = 1.425 V, VCCI = 3.0 V, TJ = 70°C
–2 Speed
–1 Speed
Std Speed
Parameter
Description
Min.
Max.
Min.
Max.
Min.
Max.
Units
Write Mode
tWDASU
Write Data Setup vs. WCLK
1.39
1.59
1.87
ns
tWDAHD
Write Data Hold vs. WCLK
0.00
0.00
0.00
ns
tWADSU
Write Address Setup vs. WCLK
1.39
1.59
1.87
ns
tWADHD
Write Address Hold vs. WCLK
0.00
0.00
0.00
ns
tWENSU
Write Enable Setup vs. WCLK
1.39
1.59
1.87
ns
tWENHD
Write Enable Hold vs. WCLK
0.00
0.00
0.00
ns
tWCKH
WCLK Minimum High Pulse Width
0.75
0.75
0.75
ns
tWCLK
WCLK Minimum Low Pulse Width
1.76
1.76
1.76
ns
tWCKP
WCLK Minimum Period
2.51
2.51
2.51
ns
Read Mode
tRADSU
Read Address Setup vs. RCLK
1.71
1.94
2.28
ns
tRADHD
Read Address Hold vs. RCLK
0.00
0.00
0.00
ns
tRENSU
Read Enable Setup vs. RCLK
1.71
1.94
2.28
ns
tRENHD
Read Enable Hold vs. RCLK
0.00
0.00
0.00
ns
tRCK2RD1
RCLK-To-OUT (Pipelined)
1.43
1.63
1.92
ns
tRCK2RD2
RCLK-To-OUT (Non-Pipelined)
2.26
2.58
3.03
ns
tRCLKH
RCLK Minimum High Pulse Width
0.73
0.73
0.73
ns
tRCLKL
RCLK Minimum Low Pulse Width
1.89
1.89
1.89
ns
tRCKP
RCLK Minimum Period
2.62
2.62
2.62
ns
Note:
Timing data for these two cascaded RAM blocks uses a depth of 8,192. For all other combinations, use
Microsemi’s timing software.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com