 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
ADV7341 数据表(PDF) 76 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADV7341 数据表(HTML) 76 Page - Analog Devices |
|
|
76 / 108 page  ADV7340/ADV7341 Data Sheet Rev. C | Page 76 of 108 TYPICAL APPLICATION CIRCUIT Figure 89. ADV7340/ADV7341 Typical Application Circuit DAC 1 DAC 1 DAC 3 DAC1 TO DAC3 LOW DRIVE OPTION RSET1 AGND 4.12kΩ 75Ω AGND 300Ω ADA4411-3 DAC 2 LPF DAC 2 75Ω AGND 300Ω ADA4411-3 LPF DAC 3 75Ω AGND 300Ω ADA4411-3 LPF EXTERNAL LOOP FILTERS Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y8 Y9 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 DGND PGND DGND PGND 0.1µF GND_IO 0.01µF GND_IO 33µF GND_IO 10µF GND_IO FERRITE BEAD VDD_IO VDD_IO POWER SUPPLY DECOUPLING 0.1µF PGND 0.01µF PGND 33µF PGND 10µF PGND FERRITE BEAD PVDD (1.8V) PVDD POWER SUPPLY DECOUPLING 0.1µF AGND 0.01µF AGND 33µF AGND 10µF AGND FERRITE BEAD VAA VAA POWER SUPPLY DECOUPLING 0.1µF DGND 0.01µF DGND 33µF AGND 10µF DGND FERRITE BEAD VDD (1.8V) VDD POWER SUPPLY DECOUPLING FOR EACH POWER PIN ADV7340/ADV7341 1.235V C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 S_HSYNC S_VSYNC P_HSYNC P_VSYNC P_BLANK CLKIN_A CLKIN_B AGND AGND DGND DGND GND_IO GND_IO VREF AD1580 VAA 1.1kΩ OPTIONAL. IF THE INTERNAL VOLTAGE REFERENCE IS USED, A 0.1µF CAPACITOR SHOULD BE CONNECTED FROM VREF TO VAA. 0.1µF RSET1 RSET2 AGND 4.12kΩ 510Ω DAC 4 DAC 4 DAC 5 DAC 5 DAC 6 DAC 6 COMP1 COMP2 VAA 2.2nF VAA 2.2nF EXT_LF2 EXT_LF1 12nF 150nF 170Ω PVDD SDA SCL ALSB PIXEL PORT INPUTS CONTROL INPUTS/OUTPUTS CLOCK INPUTS I2C PORT DGND LOOP FILTER COMPONENTS SHOULD BE LOCATED CLOSE TO THE EXT_LF PINS AND ON THE SAME SIDE OF THE PCB AS THE ADV7340/ADV7341. AGND NOTES 1. FOR OPTIMUM PERFORMANCE, EXTERNAL COMPONENTS CONNECTED TO THE COMP, RSET, VREF AND DAC OUTPUT PINS SHOULD BE LOCATED CLOSE TO AND ON THE SAME SIDE OF THE PCB AS THE ADV7340/ADV7341. 2. THE I2C DEVICE ADDRESS IS CONFIGURABLE USING THE ALSB PIN: ALSB = 0, I2C DEVICE ADDRESS = 0xD4 OR 0x54 ALSB = 1, I2C DEVICE ADDRESS = 0xD6 OR 0x56 ADI RECOMMENDS TO TIE ALSB TO VDD_IO. PLEASE REFER TO POWER SUPPLY SEQUENCING SECTION FOR MORE INFORMATION ON THIS. 3. THE RESISTORS CONNECTED TO THE RSET PINS SHOULD HAVE A 1% TOLERANCE. 12nF 150nF 170Ω 1µF AGND DAC 1 DAC 2 DAC 3 AGND 75Ω AGND 75Ω AGND 75Ω DAC 1 DAC 2 DAC 3 DAC1 TO DAC3 FULL DRIVE OPTION OPTIONAL LPF OPTIONAL LPF OPTIONAL LPF (RECOMMENDED) 75Ω AGND 300Ω ADA4411-3 LPF 75Ω AGND 300Ω ADA4411-3 LPF 75Ω AGND 300Ω ADA4411-3 LPF TIE EITHER LOW OR HIGH (SEE NOTE 2) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
