 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
ADV7341 数据表(PDF) 8 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADV7341 数据表(HTML) 8 Page - Analog Devices |
|
|
8 / 108 page  ADV7340/ADV7341 Data Sheet Rev. C | Page 8 of 108 ANALOG OUTPUT SPECIFICATIONS VDD = 1.71 V to 1.89 V. PVDD = 1.71 V to 1.89 V. VAA = 2.6 V to 3.465 V. VDD_IO = 1.71 V to 3.63 V. VREF = 1.235 V (driven externally). All specifications TMIN to TMAX (−40°C to +85°C), unless otherwise noted. Table 5. Parameter Conditions Min Typ Max Unit Full-Drive Output Current (Full-Scale) RSET = 510 Ω, RL = 37.5 Ω 33 34.6 37 mA DAC 1, DAC 2, DAC 3 enabled1 RSET = 510 Ω, RL = 37.5 Ω 33 33.5 37 mA DAC 1 enabled only2 Low-Drive Output Current (Full-Scale)3 RSET = 4.12 kΩ, RL = 300 Ω 4.1 4.3 4.5 mA DAC-to-DAC Matching DAC 1 to DAC 6 1.0 % Output Compliance, VOC 0 1.4 V Output Capacitance, COUT DAC 1, DAC 2, DAC 3 10 pF DAC 4, DAC 5, DAC 6 6 pF Analog Output Delay4 DAC 1, DAC 2, DAC 3 8 ns DAC 4, DAC 5, DAC 6 6 ns DAC Analog Output Skew DAC 1, DAC 2, DAC 3 2 ns DAC 4, DAC 5, DAC 6 1 ns 1 Applicable to full-drive capable DACs only, that is, DAC 1, DAC 2, DAC 3. 2 The recommended method of bringing this typical value back to the ideal value is by adjusting Register 0x0B to the recommended value of 0x12. 3 Applicable to all DACs. 4 Output delay measured from the 50% point of the rising edge of the input clock to the 50% point of the DAC output full-scale transition. DIGITAL INPUT/OUTPUT SPECIFICATIONS—3.3 V VDD = 1.71 V to 1.89 V. PVDD = 1.71 V to 1.89 V. VAA = 2.6 V to 3.465 V. VDD_IO = 2.97 V to 3.63 V. All specifications TMIN to TMAX (−40°C to +85°C), unless otherwise noted. Table 6. Parameter Conditions Min Typ Max Unit Input High Voltage, VIH 2.0 V Input Low Voltage, VIL 0.8 V Input Leakage Current, IIN VIN = VDD_IO ±10 µA Input Capacitance, CIN 4 pF Output High Voltage, VOH ISOURCE = 400 µA 2.4 V Output Low Voltage, VOL ISINK = 3.2 mA 0.4 V Three-State Leakage Current VIN = 0.4 V, 2.4 V ±1.0 µA Three-State Output Capacitance 4 pF DIGITAL INPUT/OUTPUT SPECIFICATIONS—1.8 V When VDD_IO is set to 1.8 V, all the digital video inputs and control inputs, such as I2C, HS, VS, should use 1.8 V levels. VDD = 1.71 V to 1.89 V. PVDD = 1.71 V to 1.89 V. VAA = 2.6 V to 3.465 V. VDD_IO = 1.71 V to 1.89 V. All specifications TMIN to TMAX (−40°C to +85°C), unless otherwise noted. Table 7. Parameter Conditions Min Typ Max Unit Input High Voltage, VIH 0.7 VDD_IO V Input Low Voltage, VIL 0.3 VDD_IO V Input Capacitance, CIN 4 pF Output High Voltage, VOH ISOURCE = 400 µA VDD_IO – 0.4 V Output Low Voltage, VOL ISINK = 3.2 mA 0.4 V Three-State Output Capacitance 4 pF |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
