 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
RM0352 数据表(PDF) 52 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
RM0352 数据表(HTML) 52 Page - STMicroelectronics |
|
|
52 / 138 page  ARM© dual timer module (SP804) RM0352 52/138 DocID024647 Rev 1 TIMCLK equals PCLK and TIMCLKENX equals one Figure 7 shows the case where TIMCLK is identical to PCLK and TIMCLKENX is permanently enabled. In this case, the counter is decremented on every TIMCLK edge. Figure 7. TIMCLK equals PCLK and TIMCLKENX equals one, clock example TIMCLK is less than PCLK and TIMCLKENX equals one Figure 8 shows the case where TIMCLK frequency is a submultiple of the PCLK frequency but the rising edges of TIMCLK are synchronous and balanced with PCLK edges. TIMCLKENX is permanently enabled. In this case, the counter is decremented on every TIMCLK rising edge. Figure 8. TIMCLK is less than PCLK and TIMCLKENX equals one, clock example Prescaler operation The prescaler generates a timer clock enable that is used to enable the decrementing of the timer counter at one of the following rates: • The effective timer clock rate where TIMCLK is qualified by TIMCLKENX • The effective timer clock rate divided by 16 • The effective timer clock rate divided by 256. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
