数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

RM0352 数据表(PDF) 61 Page - STMicroelectronics

部件名 RM0352
功能描述  Brain smart hub family
PDF  138 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

RM0352 数据表(HTML) 61 Page - STMicroelectronics

Back Button RM0352 Datasheet HTML 57Page - STMicroelectronics RM0352 Datasheet HTML 58Page - STMicroelectronics RM0352 Datasheet HTML 59Page - STMicroelectronics RM0352 Datasheet HTML 60Page - STMicroelectronics RM0352 Datasheet HTML 61Page - STMicroelectronics RM0352 Datasheet HTML 62Page - STMicroelectronics RM0352 Datasheet HTML 63Page - STMicroelectronics RM0352 Datasheet HTML 64Page - STMicroelectronics RM0352 Datasheet HTML 65Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 61 / 138 page
background image
DocID024647 Rev 1
61/138
RM0352
ARM© dual timer module (SP804)
137
Control register, TimerXControl
The bit assignments of the control register are listed in
Table 53.
Caution:
The counter mode, size or prescale settings must not be changed while the Timer module is
running. If a new configuration is required then the Timer module must be disabled and then
the new configuration values written to the appropriate registers. The Timer module must
then be re-enabled after the configuration changes are complete. Failure to follow this
procedure can result in unpredictable behavior of the device.
Interrupt clear register. TimerXIntClr
Any write to this register, clears the interrupt output from the counter.
Table 53. Control register bit assignments
Bits
Name
Type
Function
[31:8]
-
-
RESERVED bits, do not modify, and ignore on read
[7]
TimerEn
Read/write
Enable bit:
0 = timer module disabled (default)
1 = timer module enabled.
[6]
TimerMode
Read/write
Mode bit:
0 = timer module is in free running mode (default)
1 = Timer module is in periodic mode.
[5]
IntEnable
Read/write
Interrupt Enable bit:
0 = timer module Interrupt disabled
1 = timer module Interrupt enabled (default).
[4]
-
-
RESERVED bit, do not modify, and ignore on read
[3:2]
TimerPre
Read/write
Prescale bits:
00 = 0 stages of prescale, clock is divided by 1 (default)
01 = 4 stages of prescale, clock is divided by 16
10 = 8 stages of prescale, clock is divided by 256
11 = Undefined, do not use.
[1]
TimerSize
Read/write
Selects 16/32 bit counter operation:
0 = 16-bit counter (default)
1 = 32-bit counter.
[0]
OneShot
Read/write
Selects one-shot or wrapping counter mode:
0 = wrapping mode (default)
1 = one-shot mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com