RM0352 datasheet(73/138 Pages) STMICROELECTRONICS

73 / 138 page

DocID024647 Rev 1

73/138

RM0352

I2C bus interface

137

10.2

I2C register descriptions

10.2.1

I2C control register (I2C_CR)

Table 71. I2C control register (I2C_CR)

Address:

I2CBaseAddress + 0x00

Type:

R/W

Reset:

0x00000002 for I2C1 and 0x00000000 for I2C2

Description:

C control register

I2C control register (I2C_CR)

31 30 29 28

25 24 23 22 21 20

14 13 12

R/W R/W

R/W

R/W R/WR/W R/W R/W R/W R/W R/W R/W

[27]

ENBTIMEOUT: timeout enable (SMBUS mode) This bit is used to enable

timeout check.

•

When setting this bit in slave mode: the interrupt TIMEOUT is triggered

and slave resets the communication and lines are released.

•

When setting this bit in master mode: the interrupt TIMEOUT is triggered

and master generates STOP condition.

0: timeout disabled

1: timeout enabled

[26]

FRC_STRTCH: clock stretching force (SMBUS mode)

This bit is used to force clock stretching in master and slave mode. Clock

stretching is started after ACK when:

1- I2C_SR: LENGTH = I2C_SMB_SCR: LENGTH AND

I2C_CR:FRC_STRTCH = '1'(master mode)

2- I2C_SR: LENGTH = I2C_MCR: LENGTH AND I2C_CR: FRC_STRTCH =

'1' (slave mode)

0: clock stretching disabled

1: clock stretching forced

RM0352 数据表(PDF) 73 Page - STMicroelectronics

RM0352 数据表(HTML) 73 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载