数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

RM0352 数据表(PDF) 20 Page - STMicroelectronics

部件名 RM0352
功能描述  Brain smart hub family
PDF  138 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

RM0352 数据表(HTML) 20 Page - STMicroelectronics

Back Button RM0352 Datasheet HTML 16Page - STMicroelectronics RM0352 Datasheet HTML 17Page - STMicroelectronics RM0352 Datasheet HTML 18Page - STMicroelectronics RM0352 Datasheet HTML 19Page - STMicroelectronics RM0352 Datasheet HTML 20Page - STMicroelectronics RM0352 Datasheet HTML 21Page - STMicroelectronics RM0352 Datasheet HTML 22Page - STMicroelectronics RM0352 Datasheet HTML 23Page - STMicroelectronics RM0352 Datasheet HTML 24Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 138 page
background image
GPIO
RM0352
20/138
DocID024647 Rev 1
Table 5. GPIO configuration registers
Address
Bit
Field name
Reset
R/W
Description
0x00
14
GPIO_WDATA
14'h0000
R/W
IO0 to IO10 output value
0x04
14
GPIO_DIR
14'h0000
R/W
Data direction register (1 bit per GPIO):
– 0: input
– 1: output
0x08
14
GPIO_PE
14'h3FFF
R/W
Pull enable (1 bit per GPIO)
– 0: pull disabled
– 1: pull enabled
0x0C
32
GPIO_MODE_W
32'h0000_0000
R/W
2 bits mux selection for each I/Os: [1:0] conf. IO0;
[3:2] conf. IO1, etc.
0x10
14
GPIO_IS
14'h0000
R/W
Interrupt sense register (1 bit per GPIO):
– 0: edge detection
– 1: level detection
0x14
14
GPIO_IBE
14'h0000
R/W
Interrupt both-edges register (1 bit per GPIO):
– 0: single edge
– 1: both edges
0x18
14
GPIO_IVE
14'h0000
R/W
Interrupt event register (1 bit per GPIO):
– 0: falling edge / low level
– 1: rising edge / high level
0x1C
14
GPIO_IE
14'h0000
R/W
Interrupt mask register (1 bit per GPIO):
–0: masked
– 1: not masked
0x20
14
GPIO_RIS
14'h0000
RMW
Raw interrupt status register (1 bit per GPIO)
0x24
14
GPIO_MIS
14'h0000
RMW
Masked interrupt status register(1 bit per GPIO)
0x28
14
GPIO_IC
14'h0000
W
Interrupt clear register (1 bit per GPIO):
– 0: no effect
– 1: clear interrupt
0x2C
2
I2C_CONF
2'h3
R/W
Bit 0 set to 1 enable the I
2
C mode on the pads master
(IO7 and IO8)
Bit 1 set to 1 enables the I
2
C mode on the pads slave
(IO3)
Table 6. Edge/level and rising/falling edge interrupt configuration(1)
Configuration
Interrupt mode
Falling edge
Rising edge
Both edges
Low level
High level
GPIOIS
0
0
0
1
1
GPIOIBE
0
0
1
NA
NA
GPIOIEV
0
1
NA
0
1
1.
Each I/O has to be configured according to the 3 bits above to detect a different shape of interrupt event.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com