RM0352 datasheet(12/138 Pages) STMICROELECTRONICS

12 / 138 page

System and memory overview

RM0352

12/138

DocID024647 Rev 1

System and memory overview

2.1

System architecture

The main system consists of:

•

One master:

–

Cortex-M0 core AHB bus

•

Four slaves:

–

Internal 64 KByte SRAM for program or data with ECC referred as RAM bank0

–

Internal 64 KByte SRAM for program or data referred as RAM bank1

–

Internal 64 KByte Flash memory

–

AHB to APB, which connects all the APB peripherals

These are interconnected using an AHB-Lite bus architecture as shown in

Figure 1:

Figure 1. System architecture

Bus address decode

The bus address decode manages the access to slave peripherals through an AHB-Lite

protocol.

AHB2APB bridge (APB)

The AHB2APB bridge provides full synchronous connection between the AHB and the APB

bus. Refer to

Table 2 for the address mapping of the peripherals connected to this bridge.

After each device reset, all APB peripheral clocks are disabled, except CRMU clock.

Before using a peripheral you have to enable its clock in the CCR2 register in the CRMU.

Note:

The APB protocol does not support partial word access. 8- or 16-bit AHB access is

transformed into 32-bit access.

RM0352 数据表(PDF) 12 Page - STMicroelectronics

RM0352 数据表(HTML) 12 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载