RM0352 datasheet(43/138 Pages) STMICROELECTRONICS

43 / 138 page

DocID024647 Rev 1

43/138

RM0352

Watchdog timer (WDG)

137

7.2.5

Watchdog raw interrupt status register WDT_RIS

The WDTRIS register is the raw interrupt status register. This value is ANDed with the

interrupt enable bit from the control register to create the masked interrupt, which is passed

to the interrupt output pin.

Table 36 shows the bit assignment of the WDTRIS register.

Table 35. Watchdog raw interrupt status register WDT_RIS

7.2.6

Watchdog masked interrupt status register WDT_MIS

The WDT_MIS register is the masked interrupt status register. This value is the logical AND

of the raw interrupt status with the timer interrupt enable bit from the control register, and is

the same value which is passed to the interrupt output pin. This register is read-only, and all

bits are cleared by a reset.

Table 37. Watchdog masked interrupt status register WDT_MIS

WDT_RIS (WDT Base + 0x010)

Reset value: 0x0000_0000

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10

RESERVED

WDTRIS

Table 36. WDT_RIS register bit fields

Bit field

Function

WDTRIS

Watchdog raw interrupt status bit

Reflect the status of interrupt status from the watchdog. Read-only bit. Write has no effect.

0b: watchdog interrupt is not set.

1b: watchdog interrupt is set.

WDT_MIS (WDT Base + 0x014)

Reset value: 0x0000_0000

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10

987654321

RESERVED

WDTMIS

Table 38. WDT_MIS register bit fields

Bit field

Function

WDTMIS

Watchdog masked interrupt status bit

Masked value of watchdog interrupt status:

0b: watchdog line interrupt not active.

1b: watchdog line asserting interrupt. Read-only bit. Write has no effect.

RM0352 数据表(PDF) 43 Page - STMicroelectronics

RM0352 数据表(HTML) 43 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载