数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

RM0352 数据表(PDF) 27 Page - STMicroelectronics

部件名 RM0352
功能描述  Brain smart hub family
PDF  138 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

RM0352 数据表(HTML) 27 Page - STMicroelectronics

Back Button RM0352 Datasheet HTML 23Page - STMicroelectronics RM0352 Datasheet HTML 24Page - STMicroelectronics RM0352 Datasheet HTML 25Page - STMicroelectronics RM0352 Datasheet HTML 26Page - STMicroelectronics RM0352 Datasheet HTML 27Page - STMicroelectronics RM0352 Datasheet HTML 28Page - STMicroelectronics RM0352 Datasheet HTML 29Page - STMicroelectronics RM0352 Datasheet HTML 30Page - STMicroelectronics RM0352 Datasheet HTML 31Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 138 page
background image
DocID024647 Rev 1
27/138
RM0352
Clock and reset management unit
137
5.4
CRMU registers
The CRMU registers are listed in
Table 7 on page 27 and are described in details in the
following pages.
The base address of the CRMU block in the Brain memory map is 0xAB00_0000.
Table 7. CRMU registers
Address
Name
Type Reset value
Description
CRMU_BASE + 0x00
CRMU_RESET_REASON
R
0x01
Indicates the cause of the last reset. See
Table 8: CRMU_REASON_RESET on
page 27.
CRMU_BASE + 0x04
CRMU_CCR0
RW
0x1100
Clock and Reset Management Unit
Control register 0. See
Table 9:
CRMU_CCR0 on page 28.
CRMU_BASE + 0x08
CRMU_CCR1
RW
0x00
Clock and Reset Management Unit
Control register 1 containing UART clock
divide factor. See
Table 13:
CRMU_CCR1 on page 29.
CRMU_BASE+ 0x0C
CRMU_CCR2
RW
0x00000
Clock and Reset Management Unit
Control register 2. containing the
peripherals clock gating. See
Table 14:
CRMU_CCR2 on page 29.
CRMU_BASE+ 0x10
CRMU_ECCR0
R
0x00000000
Status register about ECC error
detection. See
Table 15: CRMU_ECCR0
on page 30
CRMU_BASE+ 0x14
CRMU_ECCR1
RW
0x0
Control register for ECC RAM bank 0
management. See
Table 16:
CRMU_ECCR1 on page 30.
Table 8. CRMU_REASON_RESET
Address
Bit
Field name
Reset R/W
Description
CRMU_BASE + 0x0
0
REASON_POR
1
R
Reset caused by POR or by BOR
1
REASON_ECC
0
R
Reset caused by ECC
2
REASON_WDG
0
R
Reset caused by assertion of watchdog reset
3
REASON_SYSREQ
0
R
Reset caused by Cortex-M0 debug asserting
SYSRESETREQ
4
REASON_LOCKUP
0
R
Reset caused by Cortex-M0 asserting LOCKUP
signal



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com