| 数据搜索系统,热门电子元器件搜索 |
|
RM0352 数据表(PDF) 62 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
RM0352 数据表(HTML) 62 Page - STMicroelectronics |
|
62 / 138 page ![]() ARM© dual timer module (SP804) RM0352 62/138 DocID024647 Rev 1 Raw interrupt status register, TimerXRIS The TimerXRIS register indicates the raw interrupt status from the counter. The bit assignment is listed in Table 54. Masked interrupt status register, TimerXMIS The TimerXMIS register indicates the masked interrupt status from the counter. This value is the logical AND of the raw interrupt status with the Timer Interrupt Enable bit from the control register, and is the same value which is passed to the interrupt output pin, TIMINTX. The bit assignment is listed in Table 55. Background load register, TimerXBGLoad The TimerXBGLoad register is a 32-bit register that contains the value from which the counter is to decrement. This is the value used to reload the counter when Periodic mode is enabled, and the current count reaches zero. This provides an alternative method of accessing the TimerXLoad register. The difference is that writes to TimerXBGLoad do not cause the counter to restart from the new value immediately. Reading from this register returns the same value returned from TimerXLoad. See Section : Load register, TimerXLoad on page 60 for more information. Peripheral identification registers, TimerPeriphID0-3 The TimerPeriphID0-3 registers are four 8-bit registers, that span address location 0xFE0 - 0xFEC. The registers can conceptually be treated as a 32-bit register. The read-only registers provide the peripheral options listed in Table 56. Table 54. Raw interrupt status register bit assignments Bits Name Type Function [31:1] - - RESERVED bits, do not modify, and ignore on read [0] TimerXRIS Read Raw interrupt status from the counter Table 55. Masked interrupt status register bit assignments Bits Name Type Function [31:1] - - RESERVED bits, do not modify, and ignore on read [0] TimerXMIS Read Enabled interrupt status from the counter Table 56. Peripheral identification register options Bits Function PartNumber[11:0] This is used to identify the peripheral. The three digits product code 0x804 is used. Designer ID[19:12] This is the identification of the designer. ARM Limited is 0x41 (ASCII A). Revision[23:20] This is the revision number of the peripheral. The revision number starts from 0. Configuration[31:24] This is the configuration option of the peripheral. The configuration value is 0. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |