RM0352 datasheet(84/138 Pages) STMICROELECTRONICS

84 / 138 page

I2C bus interface

RM0352

84/138

DocID024647 Rev 1

10.2.7

I2C transmit FIFO threshold register (I2C_TFTR)

Table 77. I2C transmit FIFO threshold register (I2C_TFTR)

10.2.8

I2C receive FIFO threshold register (I2C_RFTR)

Table 78. I2C receive FIFO threshold register (I2C_RFTR)

Address:

I2CBaseAddress + 0x20

Type:

R/W

Reset:

0x00000000

Description:

C receive FIFO threshold register

I2C transmit FIFO threshold register (I2C_TFTR)

18 17 16

RESERVED

THRESHOLD_TX

RR/W

Address:

I2CBaseAddress + 0x1C

Type:

R/W

Reset:

0x00000000

Description: I

transmit FIFO threshold register

[9:0]

THRESHOLD_TX: threshold Tx. THRESHOLD_TX contains the threshold

value, in terms of number of bytes, of the Tx FIFO.

When the number of entries of the Tx FIFO is less or equal than the threshold

value, the interrupt bit I2C_RISR:TXFNE is set in order to request the loading

of data to the application (in CPU mode).

I2C receive FIFO threshold register (I2C_RFTR)

31 30 29 28 27

25 24

RESERVED

THRESHOLD_RX

RR/W

[9:0]

THRESHOLD_RX: threshold Rx. THRESHOLD_RX contains the threshold

value, in terms of number of bytes, of the Rx FIFO.

When the number of entries of the Rx FIFO is greater or equal than the

threshold value, the interrupt bit I2C_RISR:RXFNF is set in order to request

the download of received data to the application. The application (in CPU

mode) shall download the received data based on threshold

(I2C_RISR:RXFNF).

RM0352 数据表(PDF) 84 Page - STMicroelectronics

RM0352 数据表(HTML) 84 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载