RM0352 datasheet(42/138 Pages) STMICROELECTRONICS

42 / 138 page

Watchdog timer (WDG)

RM0352

42/138

DocID024647 Rev 1

7.2.3

Watchdog control register WDT_CR

The WDT_CR register allows configuring the watchdog timer. The bit assignment is listed in

Table 32.

Table 31. Watchdog control register WDT_CR

7.2.4

Watchdog interrupt clear register WDT_ICR

Writing any value to this register will clear the interrupt output from the watchdog, and

reloads the counter from the value in the WDT_LR register.

Table 33. Watchdog interrupt clear register WDT_ICR

WDT_CR (WDT Base + 0x008)

Reset value: 0x0000_0000

31 30 29 28 27 26 25 24 23 22 21 20

18 17 16 15 14 13 12

RESERVED

RESEN

INTEN

RR/W

R/W

Table 32. WDT_CR register bit fields

Bit field

Function

RESEN

Watchdog reset enable

Enable watchdog reset output (

WDOGRES). Acts as a mask for the reset out- put.

0b: watchdog reset disabled (default).

1b: watchdog reset enabled.

INTEN

Watchdog interrupt enable

Enable the interrupt event (

WDOGINT):

0b: watchdog interrupt disabled (default).

1b: watchdog interrupt enabled.

WDT_ICR (WDT Base + 0x00C)

Reset value: 0x0000_0000

29 28 27 26 25 24

WDT_ICLR

Table 34. WDT_ICR register bit fields

Bit Field

Function

WDT_ICLR

Watchdog interrupt clear

Writing any value will clear the watchdog interrupt and reloads the counter from the WDT_LR

Reading returns zero.

RM0352 数据表(PDF) 42 Page - STMicroelectronics

RM0352 数据表(HTML) 42 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载