数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

RM0312 数据表(PDF) 57 Page - STMicroelectronics

部件名 RM0312
功能描述  STM8TL5xxx microcontroller family
PDF  275 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

RM0312 数据表(HTML) 57 Page - STMicroelectronics

Back Button RM0312 Datasheet HTML 53Page - STMicroelectronics RM0312 Datasheet HTML 54Page - STMicroelectronics RM0312 Datasheet HTML 55Page - STMicroelectronics RM0312 Datasheet HTML 56Page - STMicroelectronics RM0312 Datasheet HTML 57Page - STMicroelectronics RM0312 Datasheet HTML 58Page - STMicroelectronics RM0312 Datasheet HTML 59Page - STMicroelectronics RM0312 Datasheet HTML 60Page - STMicroelectronics RM0312 Datasheet HTML 61Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 57 / 275 page
background image
DocID022352 Rev 3
57/275
RM0312
Reset (RST) and voltage detection
74
7
Reset (RST) and voltage detection
There are six reset sources:
External reset through the NRST pin (this pin can also be configured as general
purpose output)
Power-on reset (POR)
Independent watchdog reset (IWDG)
Window watchdog (WWDG)
SWIM reset
Illegal opcode reset
These sources act on the RESET pin. The RESET service routine vector is fixed at address
0x8000 in the memory map.
Figure 11. Reset circuit
7.1
“Reset state” and “under reset” definitions
When a reset occurs, there is a reset phase from the external pin pull-down to the internal
reset signal release. During this phase, the microcontroller sets some hardware
configurations before going to the reset vector.
At the end of this phase, most of the registers are configured with their “reset state” values.
During the reset phase, i.e. “under reset”, some pin configurations may be different from
their “reset state” configuration.
7.2
External reset (NRST pin)
7.2.1
Asynchronous external reset description
The NRST pin is both an input and an open-drain output with integrated RPU weak pull-up
resistor.
A minimum of 300 ns low pulse on the NRST pin is needed to generate an external reset.
The reset detection is asynchronous and therefore the MCU can enter reset even in Halt
mode.
The NRST pin also acts as an open-drain output for resetting external devices.
NRST
RPU
VDD
Pulse
Generator
SWIM RESET
EXTERNAL
RESET
(min 20 µs)
SYSTEM NRESET
ILLEGAL OPCODE RESET
IWDG RESET
Filter
(typ 40 k
Ω)
POR RESET
WWDG RESET



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com