数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

RM0312 数据表(PDF) 78 Page - STMicroelectronics

部件名 RM0312
功能描述  STM8TL5xxx microcontroller family
PDF  275 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

RM0312 数据表(HTML) 78 Page - STMicroelectronics

Back Button RM0312 Datasheet HTML 74Page - STMicroelectronics RM0312 Datasheet HTML 75Page - STMicroelectronics RM0312 Datasheet HTML 76Page - STMicroelectronics RM0312 Datasheet HTML 77Page - STMicroelectronics RM0312 Datasheet HTML 78Page - STMicroelectronics RM0312 Datasheet HTML 79Page - STMicroelectronics RM0312 Datasheet HTML 80Page - STMicroelectronics RM0312 Datasheet HTML 81Page - STMicroelectronics RM0312 Datasheet HTML 82Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 78 / 275 page
background image
General purpose I/O ports (GPIO)
RM0312
78/275
DocID022352 Rev 3
10.3.2
Output modes
Setting the DDRx bit selects output mode. In this mode, writing to the ODR bits applies a
digital value to the I/O through the latch. Reading IDR bit returns the digital value from the
corresponding I/O pin. Using the CR1, CR2 registers, different output modes can be
configured by software: Push-pull output, Open-drain output.
Refer to Section 10.8: Output mode details on page 79 for more information.
10.4
Reset configuration
All I/O pins are generally input floating under reset (i.e. during the reset phase) and at reset
state (i.e. after reset release). However, a few pins may have a different behavior. Refer to
the datasheet pinout description for all details.
10.5
Unused I/O pins
Unused I/O pins must not be left floating to avoid extra current consumption. They must be
put into one of the following configurations:
connected to VDD or VSS by external pull-up or pull-down resistor and kept as input
floating (reset state),
configured as input with internal pull-up/down resistor,
configured as output push-pull low.
The I/O ports not present on smaller packages are automatically configured by hardware
(unless otherwise specified in the datasheet). As a consequence, no configuration is
required on these I/O ports. The bits corresponding to these ports in the configuration
registers Px_ODR, PxDDR, PxCR1 and PxCR2 can be written, but this will have no effect.
The value read in the corresponding bits of the PxIDR register will be '0'.
10.6
Low power modes
Table 20. Effect of low power modes on GPIO ports
Mode
Description
Wait
No effect on I/O ports. External interrupts cause the device to exit from Wait
mode.
Halt
No effect on I/O ports. External interrupts cause the device to wakeup from
Halt mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com