RM0312 datasheet(61/275 Pages) STMICROELECTRONICS

61 / 275 page

DocID022352 Rev 3

61/275

RM0312

Clock control (CLK)

The clock controller is designed to be very robust and at the same time easy to use. Its

purpose is to obtain the best performance in the application while at the same time get the

full benefit of all the microcontroller power saving capabilities.

You can manage the clock distribution to the CPU and to the various peripherals, in order to

optimize the power consumption.

A safe and glitch-free switch mechanism allows you to switch the master clock division

factor on the fly, by means of clock prescaler.

Figure 12. Clock structure

HSI RC

16 MHz

LSI RC

38 kHz

fMASTER

fLSI

HSIDIV[1:0]

to Timers

Peripheral clock

& Independent watchdog (IWDG)

USART

I2C

SPI

AWU

LSI = Low Speed Internal clock signal

HSI = High Speed Internal clock signal

Legend:

CCO

Configurable clock output

CCOSEL[2:0]

Enable (8 bits)

to Auto-Wakeup unit (AWU),

fHSI

to CPU

Divider

fHSI/2

to SWIM

Single wire interface module (SWIM)

WWDG

PXS

fMASTER

fMASTER/2

fMASTER/4

fMASTER/16

fHSI_PXS

fHSI_PXS/2

fHSI_PXS/4

fHSI_PXS/16

HSI_PXS

to analog PXS system

16 MHz

fHSI_PXS

HSI_PXS = High Speed Internal clock signal dedicated to analog ProxSense system

RM0312 数据表(PDF) 61 Page - STMicroelectronics

RM0312 数据表(HTML) 61 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载