RM0312 datasheet(64/275 Pages) STMICROELECTRONICS

64 / 275 page

Clock control (CLK)

RM0312

64/275

DocID022352 Rev 3

8.4.2

Peripheral clock gating register 1 (CLK_PCKENR1)

Address offset: 0x03

Reset value: 0x00

8.4.3

Peripheral clock gating register 2 (CLK_PCKENR2)

Address offset: 0x04

Reset value: 0x01

654

3210

PCKENR1[7:0]

Bits 7:0 PCKENR1[7:0]: Peripheral clock enable

0: fMASTER to peripheral disabled

1: fMASTER to peripheral enabled

These bits are written by software to enable or disable the fMASTER clock to the corresponding

peripheral. See Table 15

Table 15. Peripheral clock gating bits

Control bit

Peripheral

PCKENR17

ProxSense

PCKENR16

AWU (except LSI clock controlled by AWUEN bit

in the Control/status register (AWU_CSR)).

PCKENR15

USART

PCKENR14

SPI

PCKENR13

I2C

PCKENR12

TIM4

PCKENR11

TIM3

PCKENR10

TIM2

654

3210

Reserved

PCKENR20

Bits 7:1 Reserved

Bit 0 PCKENR20: WWDG peripheral clock enable

0: fMASTER to peripheral disabled

1: fMASTER to peripheral enabled (reset value)

RM0312 数据表(PDF) 64 Page - STMicroelectronics

RM0312 数据表(HTML) 64 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载