RM0312 datasheet(167/275 Pages) STMICROELECTRONICS

167 / 275 page

DocID022352 Rev 3

167/275

RM0312

8-bit basic timer (TIM4)

170

18.5.3

Slave mode control register (TIM4_SMCR)

Address offset: 0x02

Reset value: 0x00

654

3210

MSM

TS[2:0]

Reserved

SMS[2:0]

Bit 7 MSM: Master/Slave mode

0: No action

1: The effect of an event on the trigger input (TRGI) is delayed to allow a perfect synchronization

between timers (through TRGO).

Bits 6:4 TS[2:0]: Trigger selection

This bit-field selects the trigger input to be used to synchronize the counter.

000: Reserved

001: Reserved

010: Internal trigger ITR2 connected to TIM3 TRGO

011: Internal trigger ITR3 connected to TIM2 TRGO

100: Reserved

101: Reserved

110: Reserved

111: Reserved

Note: These bits must be changed only when they are not used (e.g. when SMS=000) to avoid wrong

edge detections at the transition.

Bit 3 Reserved

Bits 2:0 SMS[2:0]: Clock/trigger/slave mode selection

When external signals are selected, the active edge of the trigger signal (TRGI) is linked to the

polarity selected on the external input (see Input Control register and Control Register description).

000: Clock/trigger controller disabled - if CEN = ‘1’ then the prescaler is clocked directly by the

internal clock.

001: Reserved

010: Reserved

011: Reserved

100: Trigger reset mode - Rising edge of the selected trigger signal (TRGI) reinitializes the counter

and generates an update of the registers.

101: Gated Mode - The counter clock is enabled when the trigger signal (TRGI) is high. The counter

stops (but is not reset) as soon as the trigger becomes low. Both start and stop of the counter are

controlled.

110: Trigger Mode - The counter starts at a rising edge of the trigger TRGI (but it is not reset). Only

the start of the counter is controlled.

111: External Clock Mode 1 - Rising edges of the selected trigger (TRGI) clock the counter.

RM0312 数据表(PDF) 167 Page - STMicroelectronics

RM0312 数据表(HTML) 167 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载