数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

RM0319 数据表(PDF) 343 Page - STMicroelectronics

部件名 RM0319
功能描述  SPEAr320S architecture and functionality
PDF  368 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

RM0319 数据表(HTML) 343 Page - STMicroelectronics

Back Button RM0319 Datasheet HTML 339Page - STMicroelectronics RM0319 Datasheet HTML 340Page - STMicroelectronics RM0319 Datasheet HTML 341Page - STMicroelectronics RM0319 Datasheet HTML 342Page - STMicroelectronics RM0319 Datasheet HTML 343Page - STMicroelectronics RM0319 Datasheet HTML 344Page - STMicroelectronics RM0319 Datasheet HTML 345Page - STMicroelectronics RM0319 Datasheet HTML 346Page - STMicroelectronics RM0319 Datasheet HTML 347Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 343 / 368 page
background image
RM0319
Vectored interrupt controller (VIC)
Doc ID 022640 Rev 3
343/368
33
Vectored interrupt controller (VIC)
This chapter focuses on VIC functionality and operation.
For technical details about the programmable registers related to the VIC, refer to the VIC
registers in the following companion document:
RM0321: SPEAr320S address map and registers
33.1
Overview
Acting as an interrupt controller, the VIC determines the source that is requesting service
and where its interrupt service routine (ISR) is loaded, doing that in hardware. In particular,
the VIC supplies the starting address, or vector address, of the ISR corresponding to the
highest priority requesting interrupt source.
Note:
Refer to Appendix A: Interrupt request table for a complete list of SPEAr320S external
interrupts.
33.2
Main features
Support for 32 standard interrupt sources
Generation of both fast interrupt request (FIQ) and interrupt request (IRQ), according to
ARM system operation. IRQ is used for general interrupts, whereas FIQ is intended for
fast, low-latency interrupt handling. In particular, using a single FIQ source at a time in
the system provides interrupt latency reduction, because the ISR can be directly
executed without determining the source of the interrupt.
Support for 16 vectored interrupts (IRQ only)
Hardware interrupt priority, where FIQ interrupt has the highest priority, followed by
vectored IRQ interrupts (from vector 0 to vector 15), and then non-vectored IRQ
interrupts with the lowest priority.
Interrupt masking
Interrupts request status and raw interrupt status (prior to masking)
Software interrupt generation
An AHB slave to connect to the CPU
The interrupt inputs must be level sensitive, active HIGH, and held asserted until the
interrupt service routine clears the interrupt. Edge-triggered interrupts are not compatible.
The interrupt inputs do not have to be synchronous to HCLK.
Note:
The VIC does not handle interrupt sources with transient behaviour.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com