| 数据搜索系统,热门电子元器件搜索 |
|
RM0319 数据表(PDF) 346 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
RM0319 数据表(HTML) 346 Page - STMicroelectronics |
|
346 / 368 page ![]() Vectored interrupt controller (VIC) RM0319 346/368 Doc ID 022640 Rev 3 33.4 Interrupts 33.4.1 Reducing interrupt latency The interrupt latency depends on the type of interrupt, see Table 122. To reduce interrupt latency, you can re-enable the IRQ interrupts in the processor after the ISR is entered, so the current ISR is interrupted, and the higher priority ISR is executed. The VIC then only enables a higher priority interrupt than the interrupt currently being serviced. If a higher priority interrupt goes active, the current ISR is interrupted and the higher-priority ISR is executed. Before the interrupt enable bits in the processor can be re-enabled, the LR and SPSR must be saved, preferably on a software stack. When the ISR is exited, you must disable the interrupts, reload the LR and SPSR, and write to the vector address register, VICVECTADDR. Table 122. Interrupt latency for different types of interrupts Event Worst case (cycles) FIQ IRQ IRQ (reduced latency) Interrupt synchronization 3 3 3 Worst case interrupt disable period 7 10 10 Entry to first instruction 2 2 2 Nesting, assuming single-state AHB - 10 - Load IRQ vector to PC - - 5 Total 122520 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |