ST7FLCD1 datasheet(67/95 Pages) STMICROELECTRONICS

67 / 95 page

67/95

ST7FLCD1

Display Data Channel Interfaces (DDC)

●

Acknowledge pulse is generated if the ACK bit is set.

●

EVF and ADSL bits are set.

●

An interrupt is generated if the ITE bit is set.

Then the interface waits for a read of the SR1 register, holding the SCL line low (see EV1 in

Section 11.6: Transfer Sequencing). Next, the DR register must be read to determine from the least

significant bit if the slave must enter Receiver or Transmitter mode.

Slave Receiver

Following the address reception and after SR1 register has been read, the slave receives bytes

from the SDA line into the DR register via the internal shift register. After each byte, the following

events occur in sequence:

●

an Acknowledge pulse is generated if the ACK bit is set.

●

the EVF and BTF bits are set.

●

an interrupt is generated if the ITE bit is set.

Then the interface waits for a read of the SR1 register followed by a read of the DR register, holding

the SCL line low (see EV2 in Section 11.6: Transfer Sequencing).

Slave Transmitter

Following the address reception and after SR1 register has been read, the slave sends bytes from

the DR register to the SDA line via the internal shift register.

The slave waits for a read of the SR1 register followed by a write in the DR register, holding the

SCL line low (see EV3 in Section 11.6: Transfer Sequencing).

When the acknowledge pulse is received:

●

the EVF and BTF bits are set.

●

an interrupt is generated if the ITE bit is set.

Closing Slave Communication

After the last data byte is transferred, a Stop Condition is generated by the master. The interface

detects this condition and in this case:

●

the EVF and STOPF bits are set.

●

an interrupt is generated if the ITE bit is set.

Then the interface waits for a read of the SR2 register (see EV4 in Section 11.6: Transfer

Sequencing).

Error Cases

BERR: Detection of a Stop or a Start condition during a byte transfer. In this case, the EVF and the

BERR bits are set and an interrupt is generated if the ITE bit is set.

If it is a Stop condition, then the interface discards the data, releases the lines and waits for another

Start condition. If it is a Start condition, then the interface discards the data and waits for the next

slave address on the bus.

AF: Detection of a non-acknowledge bit. In this case, the EVF and AF bits are set and an interrupt

is generated if the ITE bit is set.

Note:

In both cases, the SCL line is not held low. However, the SDA line can remain low due to possible ‘0’

bits transmitted last. It is then necessary to release both lines by software.

ST7FLCD1 数据表(PDF) 67 Page - STMicroelectronics

ST7FLCD1 数据表(HTML) 67 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95

数据表下载

链接网址

ST7FLCD1 数据表(PDF) 67 Page - STMicroelectronics

ST7FLCD1 数据表(HTML) 67 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95

数据表 下载

链接网址

数据表下载