数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7FLCD1 数据表(PDF) 84 Page - STMicroelectronics

部件名 ST7FLCD1
功能描述  8-bit MCU for LCD Monitors with 60 KBytes Flash, 2 KBytes RAM, 2 DDC Ports and Infrared Controller
PDF  95 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7FLCD1 数据表(HTML) 84 Page - STMicroelectronics

Back Button ST7FLCD1 Datasheet HTML 80Page - STMicroelectronics ST7FLCD1 Datasheet HTML 81Page - STMicroelectronics ST7FLCD1 Datasheet HTML 82Page - STMicroelectronics ST7FLCD1 Datasheet HTML 83Page - STMicroelectronics ST7FLCD1 Datasheet HTML 84Page - STMicroelectronics ST7FLCD1 Datasheet HTML 85Page - STMicroelectronics ST7FLCD1 Datasheet HTML 86Page - STMicroelectronics ST7FLCD1 Datasheet HTML 87Page - STMicroelectronics ST7FLCD1 Datasheet HTML 88Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 84 / 95 page
background image
Infrared Preprocessor (IFR)
ST7FLCD1
84/95
The IFR input signal is preprocessed by a spike filter. This filter removes all pulses with a positive
level that lasts less than 2 µs or 160 µs, depending on the FLSEL bit. The negative level can be of
any duration and is never filtered out.
Note:
If the interrupt is enabled but no signal is detected, an interrupt occurs every 20.4 ms.
15.3
Register Description
INFRA RED DATA REGISTER (IFRDR)
Read/Write
Reset Value: (00h)
Bits [7:0] = IR[7:0] Infra red pulse width
The 8-bit counter value is transferred in this register when an expected edge occurs on the IFR pin
or when the counter overflows. A write to this register resets the internal overflow flag.
INFRA RED CONTROL REGISTER (IFRCR)
Read/Write
Reset Value: (00h)
Bits [7:5] = Reserved. Forced by hardware to 0.
Bit 4 = ITE Interrupt enable
0
Interrupt disabled
1
Interrupt enabled. It is generated when an edge (falling and/or rising depending on bits POSED
and NEGED) occurs or after a counter overflow.
Bit 3 = FLSEL Spike filter pulse width selection
0
Filter positive pulses narrower than 2 µs
1
Filter positive pulses narrower than 160 µs
Bits [2:1] = POSED, NEGED Edge selection for the duration measurement
Bit 0 = Reserved. Forced by hardware to 0.
76
54
321
0
IR7
IR6
IR5
IR4
IR3
IR2
IR1
IR0
76
54
321
0
0
0
0
ITE
FLSEL
POSED
NEGED
0
Table 30: Duration Measurement
POSED
NEGED
Count latch at...
0
0
When count reaches 255
0
1
Negative transition of IFR or when count reaches 255
1
0
Positive transition of IFR or when count reaches 255
1
1
Positive or negative transition of IFR or when count reached 255



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com