| 数据搜索系统,热门电子元器件搜索 |
|
ST7FLCD1 数据表(PDF) 57 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7FLCD1 数据表(HTML) 57 Page - STMicroelectronics |
|
57 / 95 page ![]() 57/95 ST7FLCD1 I²C Single-Master Bus Interface Bit 1 = STOP Generation of a Stop condition. This bit is set and cleared by software. It is also cleared by hardware when the interface is disabled (PE = 0) or when the Stop condition is sent. In Master mode only: 0 No stop generation 1 Stop generation after the current byte transfer or after the current Start condition is sent. Bit 0 = ITE Interrupt enable. This bit is set and cleared by software and cleared by hardware when the interface is disabled (PE = 0). 0 Interrupt disabled 1 Interrupt enabled I²C STATUS REGISTER (I2CSR) Read Only Reset Value: 0000 0000 (00h) Bit 7 = EVF Event flag. This bit is set by hardware as soon as an event occurs. It is cleared by software by reading the SR register in case of error event or as described in Section 10.5: Transfer Sequencing. It is also cleared by hardware when the interface is disabled (PE = 0). 0 No event 1 One of the following events has occurred: BTF = 1 (Byte received or transmitted) SB = 1 (Start condition generated) AF = 1 (No acknowledge received after byte transmission if ACK = 1) Address byte successfully transmitted. Bit 6 = AF Acknowledge Failure. This bit is set by hardware when no acknowledge is returned. An interrupt is generated if ITE = 1. It is cleared by software by reading the SR register or by hardware when the interface is disabled (PE = 0). The SCL line is not held low when AF = 1. 0 No acknowledge failure 1 Acknowledge failure Bit 5 = TRA Transmitter/Receiver. When BTF is set, TRA = 1 if a data byte has been transmitted. It is cleared automatically when BTF is cleared. It is also cleared by hardware when the interface is disabled (PE = 0). 0 Data byte received (if BTF = 1) 1 Data byte transmitted Bit 4 = Reserved. Forced to 0 by hardware. Bit 3 = BTF Byte transfer finished. This bit is set by hardware as soon as a byte is correctly received or transmitted with interrupt 76 54 321 0 EVF AF TRA 0 BTF 0 M/IDL SB |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |