ST7FLCD1 datasheet(43/95 Pages) STMICROELECTRONICS

43 / 95 page

43/95

ST7FLCD1

PWM Generator

8.1

Introduction

This PWM on-chip peripheral consists of two blocks, each one with its own 8-bit auto-reload

counter.

The first block (Block A) outputs up to 4 separate PWM signals at the same frequency. The second

block (Block B) outputs up to 2 separate PWM signals at another frequency.

Each PWM output may be enabled or disabled independently of the other. The polarity of each

PWM output may also be independently set.

8.2

Main Features

●

2 distinct programmable frequencies between 31.250 kHz and 8 MHz.

●

Resolution: tCPU

8.3

Functional Description

The free-running 8-bit counter is fed by the CPU clock and increments on every rising edge of the

clock signal.

When a counter overflow occurs, the counter is automatically reloaded with the contents of the ARR

Each PWMx output signal can be enabled independently using the corresponding OEx bit in the

PWM control register (PWMCR). When this bit is set, the corresponding I/O is configured as an

output push-pull alternate function.

PWM[3:0] all have the same frequency which is controlled by counter period A and the ARRA

fPWMA = fCOUNTERA / (256-ARRA)

PWM[5:4] all have the same frequency which is controlled by counter period B and the ARRB

fPWMB = fCOUNTERB / (256-ARRB)

When a counter overflow occurs, the PWMx pin level is toggled depending on the corresponding

OPx (output polarity) bit in the PWMCR register. When the counter reaches the value contained in

one of the Duty Cycle registers (DCRIx), the corresponding PWMx pin level is restored.

This DCRIx register can not be accessed directly, it is loaded from the Duty Cycle register (DCRx)

at each overflow of the counter. This double buffering method prevents glitch generation when

changing the duty cycle on the fly.

Note that the reload values will also affect the value and the resolution of the duty cycle of the PWM

output signal. To obtain a signal on a PWMx pin, the contents of the DCRx register must be greater

than or equal to the contents of the ARR register. The maximum available resolution for duty cycle

is 1/(256-ARR).

ST7FLCD1 数据表(PDF) 43 Page - STMicroelectronics

ST7FLCD1 数据表(HTML) 43 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95

数据表下载